

#### Contents

Page	Section	Title			
6	1.	Introduction			
7	1.1.	Features of the MSP 34x0G Family			
7	1.2.	MSP 34x0G Version List			
8	1.3.	MSP 34x0G Versions and their Application Fields			
9	2.	Functional Description			
10	2.1.	Architecture of the MSP 34x0G Family			
10	2.2.	Sound IF Processing			
10	2.2.1.	Analog Sound IF Input			
10	2.2.2.	Demodulator: Standards and Features			
11	2.2.3.	Preprocessing of Demodulator Signals			
11	2.2.4.	Automatic Sound Select			
11	2.2.5.	Manual Mode			
11	2.3.	Preprocessing for SCART and I <sup>2</sup> S Input Signals			
13	2.4.	Source Selection and Output Channel Matrix			
13	2.5.	Audio Baseband Processing			
13	2.5.1.	SRS WOW			
13	2.5.2.	BBE High Definition Sound			
13	2.5.3.	Micronas VOICE			
14	2.5.4.	Automatic Volume Correction (AVC)			
14	2.5.5.	Loudspeaker and Headphone Outputs			
14	2.5.6.	Subwoofer Output			
15	2.5.7.	Quasi-Peak Detector			
15	2.5.8.	Micronas BASS (MB)			
15	2.5.8.1.	Dynamic Amplification			
15	2.5.8.2.	Adding Harmonics			
15	2.5.8.3.	Micronas BASS Parameters			
15	2.6.	SCART Signal Routing			
15	2.6.1.	SCART DSP In and SCART Out Select			
16	2.6.2.	Stand-by Mode			
16	2.7.	I <sup>2</sup> S Bus Interface			
16	2.8.	ADR Bus Interface			
16	2.9.	Digital Control I/O Pins and Status Change Indication			
16	2.10.	Clock PLL Oscillator and Crystal Specifications			
17	3.	Control Interface			
17	3.1.	I <sup>2</sup> C Bus Interface			
17	3.1.1.	Internal Hardware Error Handling			
18	3.1.2.	Description of CONTROL Register			
18	3.1.3.	Protocol Description			
19	3.1.4.	Proposals for General MSP 34x0G I <sup>2</sup> C Telegrams			
19	3.1.4.1.	Symbols			
19	3.1.4.2.	Write Telegrams			
19	3.1.4.3.	Read Telegrams			
19	3.1.4.4.	Examples			
19	3.2.	Start-Up Sequence: Power-Up and I <sup>2</sup> C-Controlling			
19	3.3.	MSP 34x0G Programming Interface			

#### Contents, continued

Page	Section	Title			
19	3.3.1.	User Registers Overview			
23	3.3.2.	Description of User Registers			
24	3.3.2.1.	STANDARD SELECT Register			
24	3.3.2.2.	Refresh of STANDARD SELECT Register			
24	3.3.2.3.	STANDARD RESULT Register			
26	3.3.2.4.	Write Registers on I <sup>2</sup> C Subaddress 10 <sub>hex</sub>			
28	3.3.2.5.	Read Registers on I <sup>2</sup> C Subaddress 11 <sub>hex</sub>			
29	3.3.2.6.	Write Registers on I <sup>2</sup> C Subaddress 12 <sub>hex</sub>			
42	3.3.2.7.	Read Registers on I <sup>2</sup> C Subaddress 13 <sub>hex</sub>			
43	3.4.	Programming Tips			
43	3.5.	Examples of Minimum Initialization Codes			
43	3.5.1.	B/G-FM (A2 or NICAM)			
43	3.5.2.	BTSC-Stereo			
43	3.5.3.	BTSC-SAP with SAP at Loudspeaker Channel			
44	3.5.4.	FM-Stereo Radio			
44	3.5.5.	Automatic Standard Detection			
44	3.5.6.	Software Flow for Interrupt driven STATUS Check			
46	4.	Specifications			
46	4.1.	Outline Dimensions			
51	4.2.	Pin Connections and Short Descriptions			
54	4.3.	Pin Descriptions			
57	4.4.	Pin Configurations			
60	4.5.	Pin Circuits			
62	4.6.	Electrical Characteristics			
62	4.6.1.	Absolute Maximum Ratings			
64	4.6.2.	Recommended Operating Conditions			
64	4.6.2.1.	General Recommended Operating Conditions			
65	4.6.2.2.	Analog Input and Output Recommendations			
66	4.6.2.3.	Recommendations for Analog Sound IF Input Signal			
67	4.6.2.4.	Crystal Recommendations			
68	4.6.3.	Characteristics			
68	4.6.3.1.	General Characteristics			
69	4.6.3.2.	Digital Inputs, Digital Outputs			
70	4.6.3.3.	Reset Input and Power-Up			
71	4.6.3.4.	I <sup>2</sup> C-Bus Characteristics			
72	4.6.3.5.	I <sup>2</sup> S-Bus Characteristics			
74	4.6.3.6.	Analog Baseband Inputs and Outputs, AGNDC			
75	4.6.3.7.	Sound IF Inputs			
75	4.6.3.8.	Power Supply Rejection			
76	4.6.3.9.	Analog Performance			
79	4.6.3.10.	Sound Standard Dependent Characteristics			

#### Contents, continued

Page	Section	Title
83	5.	Appendix A: Overview of TV-Sound Standards
83	5.1.	NICAM 728
84	5.2.	A2-Systems
85	5.3.	BTSC-Sound System
85	5.4.	Japanese FM Stereo System (EIA-J)
86	5.5.	FM Satellite Sound
86	5.6.	FM-Stereo Radio
87	6.	Appendix B: Manual/Compatibility Mode
87	6.1.	Demodulator Write and Read Registers for Manual/Compatibility Mode
88	6.2.	DSP Write and Read Registers for Manual/Compatibility Mode
89	6.3.	Manual/Compatibility Mode: Description of Demodulator Write Registers
89	6.3.1.	Automatic Switching between NICAM and Analog Sound
89	6.3.1.1.	Function in Automatic Sound Select Mode
89	6.3.1.2.	Function in Manual Mode
91	6.3.2.	A2 Threshold
91	6.3.3.	Carrier-Mute Threshold
92	6.3.4.	Register AD_CV
93	6.3.5.	Register MODE_REG
95	6.3.6.	FIR-Parameter, Registers FIR1 and FIR2
95	6.3.7.	DCO-Registers
97	6.4.	Manual/Compatibility Mode: Description of Demodulator Read Registers
97	6.4.1.	NICAM Mode Control/Additional Data Bits Register
97	6.4.2.	Additional Data Bits Register
97	6.4.3.	CIB Bits Register
98	6.4.4.	NICAM Error Rate Register
98	6.4.5.	PLL_CAPS Readback Register
98	6.4.6.	AGC_GAIN Readback Register
98	6.4.7.	Automatic Search Function for FM-Carrier Detection in Satellite Mode
99	6.5.	Manual/Compatibility Mode: Description of DSP Write Registers
99	6.5.1.	Additional Channel Matrix Modes
99	6.5.2.	Volume Modes of SCART1/2 Outputs
99	6.5.3.	FM Fixed Deemphasis
99	6.5.4.	FM Adaptive Deemphasis
100	6.5.5.	NICAM Deemphasis
100	6.5.6.	Identification Mode for A2 Stereo Systems
100	6.5.7.	FM DC Notch
100	6.6.	Manual/Compatibility Mode: Description of DSP Read Registers
100	6.6.1.	Stereo Detection Register for A2 Stereo Systems
100	6.6.2.	DC Level Register
101	6.7.	Demodulator Source Channels in Manual Mode
101	6.7.1.	Terrestric Sound Standards
101	6.7.2.	SAT Sound Standards
101	6.8.	Exclusions of Audio Baseband Features
101	6.9.	Compatibility Restrictions to MSP 34x0D

#### Contents, continued

Page	Section	Title
<b>103</b> 103 104	<b>7.</b> 7.1. 7.2.	Appendix C: Application Information Phase Relationship of Analog Outputs Application Circuit
105	8.	Appendix D: MSP 34x0G Version History
106	9.	Data Sheet History

#### License Notice:

"Dolby Pro Logic" is a trademark of Dolby Laboratories.

Supply of this implementation of Dolby Technology does not convey a license nor imply a right under any patent, or any other industrial or intellectual property right of Dolby Laboratories, to use this implementation in any finished end-user or ready-to-use final product. Companies planning to use this implementation in products must obtain a license from Dolby Laboratories Licensing Corporation before designing such products.

#### **Multistandard Sound Processor Family**

Release Note: Revision bars indicate significant changes to the previous edition. The hardware and software description in this document is valid for the MSP 34x0G version C12 and following versions.

#### 1. Introduction

The MSP 34x0G family of single-chip Multistandard Sound Processors covers the sound processing of all analog TV-Standards worldwide, as well as the NICAM digital sound standards. The full TV sound processing, starting with analog sound IF signal-in, down to processed analog AF-out, is performed on a single chip. Figure 1–1 shows a simplified functional block diagram of the MSP 34x0G.

These TV sound processing ICs now include versions for processing the multichannel television sound (MTS) signal conforming to the standard recommended by the Broadcast Television Systems Committee (BTSC). The DBX noise reduction, or alternatively, Micronas Noise Reduction (MNR) is performed alignment free.

Other processed standards are the Japanese FM-FM multiplex standard (EIA-J) and the FM Stereo Radio standard.

Current ICs have to perform adjustment procedures in order to achieve good stereo separation for BTSC and EIA-J. The MSP 34x0G has optimum stereo performance without any adjustments.

All MSP 34xxG versions are pin compatible to the MSP 34xxD. Only minor modifications are necessary to adapt a MSP 34xxD controlling software to the MSP 34xxG. The MSP 34x0G further simplifies controlling software. Standard selection requires a single I<sup>2</sup>C transmission only.

The MSP 34x0G has built-in automatic functions: The IC is able to detect the actual sound standard automatically (Automatic Standard Detection). Furthermore, pilot levels and identification signals can be evaluated internally with subsequent switching between mono/ stereo/bilingual; no I<sup>2</sup>C interaction is necessary (Automatic Sound Selection).

The MSP 34x0G can handle very high FM deviations even in conjunction with NICAM processing. This is especially important for the introduction of NICAM in China.

The ICs are produced in submicron CMOS technology. The MSP 34x0G is available in the following packages: PSDIP64-1, PSDIP52-1/-2, PMQFP80-11, and PMQFP64-2.




Fig. 1-1: Simplified functional block diagram of the MSP 34x0G

#### 1.1. Features of the MSP 34x0G Family

Feature	3400	3410	3420	3440	3450	3460
Standard Selection with single I <sup>2</sup> C transmission	х	х	х	х	х	Х
Automatic Standard Detection of terrestrial TV standards/Automatic Carrier Mute function	Х	х	х	Х	Х	Х
Automatic Sound Selection (mono/stereo/bilingual), new registers MODUS, STATUS	Х	х	Х	х	Х	
Two selectable sound IF (SIF) inputs	Х	х	х	х	х	Х
Automatic Carrier Mute function	х	х	х	х	х	Х
Interrupt output programmable (indicating status change)	х	х	х	х	х	Х
Loudspeaker / Headphone channel with volume, balance, bass, treble, loudness	х	х	х	х	х	Х
AVC: Automatic Volume Correction	х	х	х	х	х	Х
Subwoofer output with programmable low-pass and complementary high-pass filter	х	х	х	х	х	Х
Micronas BASS (MB) and 5-band graphic equalizer for loudspeaker channel	х	х	х	х	х	Х
Spatial effect for loudspeaker channel	Х	х	х	х	х	Х
Four Stereo SCART (line) inputs, one Mono input; two Stereo SCART outputs	Х	х	х	Х	Х	Х
Complete SCART in/out switching matrix	Х	х	х	Х	х	Х
Two I <sup>2</sup> S inputs; one I <sup>2</sup> S output	х	х	х	х	х	Х
All analog Mono sound carriers including AM-SECAM L	х	х	х	х	х	Х
Korean FM-Stereo A2 standard	Х	х	х	Х	х	
All analog FM-Stereo A2 and satellite standards	х	х			х	
Simultaneous demodulation of (very) high-deviation FM-Mono and NICAM		х			х	
Adaptive deemphasis for satellite (Wegener-Panda, acc. to ASTRA specification)	Х	х			х	х
ASTRA Digital Radio (ADR) together with DRP 3510A	Х	х			х	х
All NICAM standards		х			х	
Demodulation of the BTSC multiplex signal and the SAP channel			х	Х	х	
Alignment free digital DBX noise reduction for BTSC Stereo and SAP				Х	Х	
Alignment free digital Micronas Noise Reduction (MNR) for BTSC Stereo and SAP			х			
BTSC stereo separation (MSP 3420/40G also EIA-J) significantly better than spec.			х	х	х	
SAP and stereo detection for BTSC system			х	х	х	
Alignment-free Japanese standard EIA-J			х	х	х	
Demodulation of the FM-Radio multiplex signal			х	х	х	

#### 1.2. MSP 34x0G Version List

Version	Status	Description		
MSP 3400G	available	FM Stereo (A2) Version		
MSP 3410G	available	NICAM and FM Stereo (A2) Version		
MSP 3420G	available	NTSC Version (A2 Korea, BTSC with Micronas Noise Reduction (MNR), Japanese EIA-J system)		
MSP 3440G	available	NTSC Version (A2 Korea, BTSC with DBX noise reduction, Japanese EIA-J system)		
MSP 3450G	available	Global Version (all sound standards)		
MSP 3460G	available	Global Mono Version (all sound standards)		

#### 1.3. MSP 34x0G Versions and their Application Fields

Table 1–1 provides an overview of TV sound standards that can be processed by the MSP 34x0G family. In addition, the MSP 34x0G is able to handle the FM-Radio standard. With the MSP 34x0G, a complete multimedia receiver covering all TV sound standards together with terrestrial/cable and satellite radio sound can be built; even ASTRA Digital Radio can be processed (with a DRP 3510A coprocessor).

Table 1–1: TV Stereo Sound Standards covered by the MSP 34x0G IC Family (details see Appendix A)

	ISP V	ersic	n	TV- System	Position of Sound Carrier /MHz	Sound Modulation	Color System	Broadcast e.g. in:				
3400				B/G	5.5/5.7421875	FM-Stereo (A2)	PAL	Germany				
••				B/G	5.5/5.85	FM-Mono/NICAM	PAL	Scandinavia, Spain				
				L	6.5/5.85	AM-Mono/NICAM	SECAM-L	France				
				I	6.0/6.552	FM-Mono/NICAM	PAL	UK, Hong Kong				
					6.5/6.2578125	FM-Stereo (A2, D/K1)	SECAM-East	Slovak. Rep.				
3400		3410					DIK		6.5/6.7421875	FM-Stereo (A2, D/K2)	PAL	currently no broadcast
		37		D/K	6.5/5.7421875 FM-S	FM-Stereo (A2, D/K3)	SECAM-East	Poland				
			3450		6.5/5.85	FM-Mono/NICAM (D/K, NICAM)	PAL	China, Hungary				
3400				Satellite	6.5 7.02/7.2 7.38/7.56 etc.	FM-Mono FM-Stereo ASTRA Digital Radio (ADR) with DRP 3510A	PAL	Europe Sat. ASTRA				
					4.5/4.724212	FM-Stereo (A2)	NTSC	Korea				
	3440			M/N	4.5	FM-FM (EIA-J)	NTSC	Japan				
	3420,				4.5	BTSC-Stereo + SAP	NTSC, PAL	USA, Argentina				
	3			FM-Radio	10.7	FM-Stereo Radio		USA, Europe				
	34	60		all Standards as above but Mono demodulation only.								




Fig. 1–2: Typical MSP 34x0G application




Fig. 2–1: Signal flow block diagram of the MSP 34x0G (input and output names correspond to pin names)

Micronas

2. Functional Description

ശ

MSP 34x0G

DACM L

DACM R

—o DACM SUB

DACA\_L

DACA\_R

-0

Α

#### 2.1. Architecture of the MSP 34x0G Family

Fig. 2–1 on page 9 shows a simplified block diagram of the IC. The block diagram contains all features of the MSP 3450G. Other members of the MSP 34x0G family do not have the complete set of features: The demodulator handles only a subset of the standards presented in the demodulator block; NICAM processing is only possible in the MSP 3410G and MSP 3450G.

#### 2.2. Sound IF Processing

#### 2.2.1. Analog Sound IF Input

The input pins ANA\_IN1+, ANA\_IN2+, and ANA\_INoffer the possibility to connect two different sound IF (SIF) sources to the MSP 34x0G. The analog-to-digital conversion of the preselected sound IF signal is done by an A/D-converter. An analog automatic gain circuit (AGC) allows a wide range of input levels. The highpass filters formed by the coupling capacitors at pins ANA\_IN1+ and ANA\_IN2+ see Section 7.2. "Application Circuit" on page 104 are sufficient in most cases to suppress video components. Some combinations of SAW filters and sound IF mixer ICs, however, show large picture components on their outputs. In this case, further filtering is recommended.

#### 2.2.2. Demodulator: Standards and Features

The MSP 34x0G is able to demodulate all TV-sound standards worldwide including the digital NICAM system. Depending on the MSP 34x0G version, the following demodulation modes can be performed:

**A2 Systems:** Detection and demodulation of two separate FM carriers (FM1 and FM2), demodulation and evaluation of the identification signal of carrier FM2.

**NICAM Systems:** Demodulation and decoding of the NICAM carrier, detection and demodulation of the analog (FM or AM) carrier. For D/K-NICAM, the FM carrier may have a maximum deviation of 384 kHz.

**Very high deviation FM-Mono:** Detection and robust demodulation of one FM carrier with a maximum deviation of 540 kHz.

**BTSC-Stereo:** Detection and FM demodulation of the aural carrier resulting in the MTS/MPX signal. Detection and evaluation of the pilot carrier, AM demodulation of the (L–R)-carrier and detection of the SAP subcarrier. Processing of DBX noise reduction or Micronas Noise Reduction (MNR).

**BTSC-Mono + SAP:** Detection and FM demodulation of the aural carrier resulting in the MTS/MPX signal. Detection and evaluation of the pilot carrier, detection and FM demodulation of the SAP subcarrier. Processing of DBX noise reduction or Micronas Noise Reduction (MNR).

**Japan Stereo:** Detection and FM demodulation of the aural carrier resulting in the MPX signal. Demodulation and evaluation of the identification signal and FM demodulation of the (L-R)-carrier.

**FM-Satellite Sound:** Demodulation of one or two FM carriers. Processing of high-deviation mono or narrow bandwidth mono, stereo, or bilingual satellite sound according to the ASTRA specification.

**FM-Stereo-Radio:** Detection and FM demodulation of the aural carrier resulting in the MPX signal. Detection and evaluation of the pilot carrier and AM demodulation of the (L-R)-carrier.

The demodulator blocks of all MSP 34x0G versions have identical user interfaces. Even completely different systems like the BTSC and NICAM systems are controlled the same way. Standards are selected by means of MSP Standard Codes. Automatic processes handle standard detection and identification without controller interaction. The key features of the MSP 34x0G demodulator blocks are:

**Standard Selection:** The controlling of the demodulator is minimized: All parameters, such as tuning frequencies or filter bandwidth, are adjusted automatically by transmitting one single value to the STANDARD SELECT register. For all standards, specific MSP standard codes are defined.

Automatic Standard Detection: If the TV sound standard is unknown, the MSP 34x0G can automatically detect the actual standard, switch to that standard, and respond the actual MSP standard code.

Automatic Carrier Mute: To prevent noise effects or FM identification problems in the absence of an FM carrier, the MSP 34x0G offers a configurable carrier mute feature, which is activated automatically if the TV sound standard is selected by means of the STAN-DARD SELECT register. If no FM carrier is detected at one of the two MSP demodulator channels, the corresponding demodulator output is muted. This is indicated in the STATUS register.

#### 2.2.3. Preprocessing of Demodulator Signals

The NICAM signals must be processed by a deemphasis filter and adjusted in level. The analog demodulated signals must be processed by a deemphasis filter, adjusted in level, and dematrixed. The correct deemphasis filters are already selected by setting the standard in the STANDARD SELECT register. The level adjustment has to be done by means of the FM/ AM and NICAM prescale registers. The necessary dematrix function depends on the selected sound standard and the actual broadcasted sound mode (mono, stereo, or bilingual). It can be manually set by the FM Matrix Mode register or automatically by the Automatic Sound Selection.

#### 2.2.4. Automatic Sound Select

In the Automatic Sound Select mode, the dematrix function is automatically selected based on the identification information in the STATUS register. No  $I^2C$  interaction is necessary when the broadcasted sound mode changes (e.g. from mono to stereo).

The demodulator supports the identification check by switching between mono-compatible standards (standards that have the same FM-Mono carrier) automatically and non-audible. If B/G-FM or B/G-NICAM is selected, the MSP will switch between these standards. The same action is performed for the standards: D/K1-FM, D/K2-FM, D/K3-FM and D/K-NICAM. Switching is only done in the absence of any stereo or bilingual identification. If identification is found, the MSP keeps the detected standard.

In case of high bit-error rates, the MSP 34x0G automatically falls back from digital NICAM sound to analog FM or AM mono.

Table 2–1 summarizes all actions that take place when Automatic Sound Select is switched on.

To provide more flexibility, the Automatic Sound Select block prepares four different source channels of demodulated sound (Fig. 2–2). By choosing one of the four demodulator channels, the preferred sound mode can be selected for each of the output channels (loudspeaker, headphone, etc.). This is done by means of the Source Select registers.

The following source channels of demodulated sound are defined:

- "FM/AM" channel: Analog mono sound, stereo if available. In case of NICAM, analog mono only (FM or AM mono).
- "Stereo or A/B" channel: Analog or digital mono sound, stereo if available. In case of bilingual broadcast, it contains both languages A (left) and B (right).

- "Stereo or A" channel: Analog or digital mono sound, stereo if available. In case of bilingual broadcast, it contains language A (on left and right).
- "Stereo or B" channel: Analog or digital mono sound, stereo if available. In case of bilingual broadcast, it contains language B (on left and right).

Fig. 2–2 and Table 2–2 show the source channel assignment of the demodulated signals in case of Automatic Sound Select mode for all sound standards.

**Note:** The analog primary input channel contains the signal of the mono FM/AM carrier or the L+R signal of the MPX carrier. The secondary input channel contains the signal of the 2nd FM carrier, the L-R signal of the MPX carrier, or the SAP signal.




Fig. 2–2: Source channel assignment of demodulated signals in Automatic Sound Select Mode

#### 2.2.5. Manual Mode

Fig. 2–3 shows the source channel assignment of demodulated signals in case of manual mode. If manual mode is required, more information can be found in Section 6.7. "Demodulator Source Channels in Manual Mode" on page 101.




Fig. 2–3: Source channel assignment of demodulated signals in Manual Mode

## 2.3. Preprocessing for SCART and I<sup>2</sup>S Input Signals

The SCART and  $I^2S$  inputs need only be adjusted in level by means of the SCART and  $I^2S$  prescale registers.

#### Table 2–1: Performed actions of the Automatic Sound Selection

Selected TV Sound Standard	Performed Actions
B/G-FM, D/K-FM, M-Korea, and M-Japan	Evaluation of the identification signal and automatic switching to mono, stereo, or bilingual. Preparing four demodulator source channels according to Table 2–2.
B/G-NICAM, L-NICAM, I-NICAM, D/K-NICAM	Evaluation of NICAM-C-bits and automatic switching to mono, stereo, or bilingual. Preparing four demodulator source channels according to Table 2–2.
	In case of bad or no NICAM reception, the MSP switches automatically to FM/AM mono and switches back to NICAM if possible. A hysteresis prevents periodical switching.
B/G-FM, B/G-NICAM or D/K1-FM, D/K2-FM, D/K3-FM, and D/K-NICAM	Automatic searching for stereo/bilingual-identification in case of mono transmission. Automatic and non- audible changes between Dual-FM and FM-NICAM standards while listening to the basic FM-mono sound carrier. Example: If starting with B/G-FM-Stereo, there will be a periodical alternation to B/G-NICAM in the absence of FM-Stereo/Bilingual or NICAM-identification. Once an identification is detected, the MSP keeps the corresponding standard.
BTSC-STEREO, FM Radio	Evaluation of the pilot signal and automatic switching to mono or stereo. Preparing four demodulator source channels according to Table 2–2. Detection of the SAP carrier.
M-BTSC-SAP	In the absence of SAP, the MSP switches to BTSC-stereo if available. If SAP is detected, the MSP switches automatically to SAP (see Table 2–2).

#### Table 2-2: Sound modes for the demodulator source channels with Automatic Sound Select

			Source	ce Channels in Auto	matic Sound Selec	ct Mode
Broadcasted Sound Standard	Selected MSP Standard Code <sup>3)</sup>	Broadcasted Sound Mode	FM/AM (source select: 0)	Stereo or A/B (source select: 1)	Stereo or A (source select: 3)	Stereo or B (source select: 4)
M-Korea	02	MONO	Mono	Mono	Mono	Mono
B/G-FM D/K-FM	03, 08 <sup>1)</sup> 04, 05, 07, 0B <sup>1)</sup>	STEREO	Stereo	Stereo	Stereo	Stereo
M-Japan	30	BILINGUAL: Languages A and B	Left = A Right = B	Left = A Right = B	A	В
B/G-NICAM L-NICAM	08, 03 <sup>2)</sup> 09	NICAM not available or error rate too high	analog Mono	analog Mono	analog Mono	analog Mono
I-NICAM D/K-NICAM	0A 0B, 04 <sup>2)</sup> , 05 <sup>2)</sup>	MONO	analog Mono	NICAM Mono	NICAM Mono	NICAM Mono
D/K-NICAM (with high	0C, 0D	STEREO	analog Mono	NICAM Stereo	NICAM Stereo	NICAM Stereo
deviation FM)		BILINGUAL: Languages A and B	analog Mono	Left = NICAM A Right = NICAM B	NICAM A	NICAM B
	20, 21	MONO	Mono	Mono	Mono	Mono
		STEREO	Stereo	Stereo	Stereo	Stereo
	20	MONO + SAP	Mono	Mono	Mono	Mono
BTSC		STEREO + SAP	Stereo	Stereo	Stereo	Stereo
	21	MONO + SAP	Left = Mono Right = SAP	Left = Mono Right = SAP	Mono	SAP
		STEREO + SAP	Left = Mono Right = SAP	Left = Mono Right = SAP	Mono	SAP
FM Radio	40	MONO	Mono	Mono	Mono	Mono
		STEREO	Stereo	Stereo	Stereo	Stereo

<sup>3)</sup> The MSP Standard Codes are defined in (see Table 3–7 on page 23).

#### 2.4. Source Selection and Output Channel Matrix

The Source Selector makes it possible to distribute all source signals (one of the demodulator source channels, SCART, or  $l^2S$  input) to the desired output channels (loudspeaker, headphone, etc.). All input and output signals can be processed simultaneously. Each source channel is identified by a unique source address.

For each output channel, the sound mode can be set to sound A, sound B, stereo, or mono by means of the output channel matrix.

If Automatic Sound Select is on, the output channel matrix can stay fixed to stereo (transparent) for demodulated signals.

#### 2.5. Audio Baseband Processing

#### 2.5.1. SRS WOW



**License Notice:** SRS, SRS WOW, and the SRS Logo are trademarks of SRS Labs, Inc. A license from SRS Labs, Inc. is required before an SRS-version of the MSP 34x0G can be purchased.

SRS Labs' WOW technology enlarges the sound image field and improves the bass performance of television speakers. Manufacturers can save costs by licensing WOW while utilizing smaller speakers and still provide a higher quality audio experience.

WOW consists of three sections:

- Clarity Improvement,



SRS(O)

 3D-Audio (SRS, Sound Retrieval System), and



- Bass Enhancement (TruBass).

#### Key features of WOW include:

- Wider and taller sound image field
- Larger sweet spot
- Deep, rich bass tones
- Quality improvements to audio listening experience
- Improved clarity of speech

All MSP 34x0G are shipped without SRS except otherwise ordered. When an SRS-version of MSP 34x0G is ordered, it carries a special marking on the chip for identification. The SRS WOW functionality must be enabled by writing a "license key" into the MSP 34x0G. For information on how to obtain this license key from Micronas, please contact your Micronas sales representative.

#### 2.5.2. BBE High Definition Sound



**License Notice:** BBE is a registered trademark of BBE Sound Inc., the BBE Logo is a trademark of BBE Sound Inc. A license from BBE Sound Inc. is required before a BBE-version of the MSP 34x0G can be purchased.

BBE High Definition Sound or, also called, Sonic Maximizer technology improves the clarity of music when played back via loudspeakers. A more "life like" feeling is created by BBE. The BBE-approved Micronas implementation works in the digital domain and thus needs no external components and does not suffer from tolerances and aging effects.

All MSP 34x0G are shipped without BBE except otherwise ordered. When a BBE-version of the MSP 34x0G is ordered, it carries a special marking on the chip for identification. The BBE Sonic Maximizer functionality must be enabled by writing a "license key" into the MSP 34x0G. For information on how to obtain this license key from Micronas, please contact your Micronas sales representative.

#### 2.5.3. Micronas VOICE



Micronas VOICE was developed to add the following improvements to speech signals:

- Increase speech signal over background noise to increase intelligibility in noisy environments
- Move voice to the foreground, closer to the listener, while other sounds are moved to the back
- Improve voices that are hard to understand, leave clear voices largely undisturbed

Micronas VOICE dynamically enhances those portions of speech that are important for intelligibility while at the same time decreasing portions of the signal that disturb intelligibility. The average amplitude of the signal is not changed.

According to speech theory, there are two main effects that affect the intelligibility of speech. Micronas VOICE combines both effects to achieve a maximum enhancement of intelligibility.

- Forward and backward masking: For intelligibility, consonants are more important than vowels, but the amplitude of consonants is much lower than that of vowels. The consonants are masked by the vowels. Therefore, the amplitude of consonants is increased and the amplitude of vowels decreased.
- Phonemes and formants: Most important for intelligibility are the second to fourth formants of speech. These formants are detected and increased, while other parts of the signal are decreased.

All MSP 34x0G are shipped without Micronas VOICE except otherwise ordered. When a Micronas VOICE version of the MSP 34x0G is ordered, it carries a special marking on the chip for identification. The Micronas VOICE functionality must be enabled by writing a "license key" into the MSP 34x0G. For information on how to obtain this license key from Micronas, please contact your Micronas sales representative.

#### 2.5.4. Automatic Volume Correction (AVC)

Different sound sources (e.g. terrestrial channels, SAT channels, or SCART) fairly often do not have the same volume level. Advertisements during movies usually have a higher volume level than the movie itself. This results in annoying volume changes. The Automatic Volume Correction (AVC) solves this problem by equalizing the volume level.

To prevent clipping, the AVC's gain decreases quickly in dynamic boost conditions. To suppress oscillation effects, the gain increases rather slowly for low level inputs. The decay time is programmable by means of the AVC register (see page 33).

For input signals ranging from -24 dBr to 0 dBr, the AVC maintains a fixed output level of -18 dBr. Fig. 2-4 shows the AVC output level versus its input level. For prescale and volume registers set to 0 dB, a level of 0 dBr corresponds to full scale input/output. This is

- SCART input/output 0 dBr = 2.0 V<sub>rms</sub>
- Loudspeaker and Aux output 0 dBr = 1.4 V<sub>rms</sub>




Fig. 2-4: Simplified AVC characteristics

#### 2.5.5. Loudspeaker and Headphone Outputs

The following baseband features are implemented in the loudspeaker and headphone output channels: bass/treble, loudness, balance, and volume. A square wave beeper can be added to the loudspeaker and headphone channel. The loudspeaker channel additionally performs: equalizer (not simultaneously with bass/treble), spatial effects, and a subwoofer crossover filter.

#### 2.5.6. Subwoofer Output

The subwoofer signal is created by combining the left and right channels directly behind the loudness block using the formula (L+R)/2. Due to the division by 2, the D/A converter will not be overloaded, even with full scale input signals. The subwoofer signal is filtered by a third-order low-pass with programmable corner frequency followed by a level adjustment. At the loudspeaker channels, a complementary high-pass filter can be switched on. Subwoofer and loudspeaker output use the same volume (Loudspeaker Volume Register).




Fig. 2–5: Frequency response of subwoofer filter 0: sharp edge 1: medium edge 2: soft edge

3: very soft edge

#### 2.5.7. Quasi-Peak Detector

The quasi-peak readout register can be used to read out the quasi-peak level of any input source. The feature is based on following filter time constants:

attack time: 1.3 ms decay time: 37 ms

#### 2.5.8. Micronas BASS (MB)



The Micronas Bass system extends the frequency range of loudspeakers or headphones.

After the adaption of MB to the loudspeakers and the cabinet, further customizing of MB allows individual fine tuning of the sound.

Micronas BASS is placed in the subwoofer path. For applications without a subwoofer, the enhanced bass signal can be added back onto the Left/Right channels (see Fig. 2–1 on page 9). MB combines two effects: dynamic amplification and adding harmonics.

#### 2.5.8.1. Dynamic Amplification

Low frequency signals can be boosted while the output signal amplitude is measured. If the amplitude comes close to a definable limit, the gain is reduced automatically in dynamic Volume mode. Therefore, the system adapts to the signal amplitude which is really present at the output of the MSP device. Clipping effects are avoided.





Fig. 2-6: Dynamic amplification

#### 2.5.8.2. Adding Harmonics

Micronas BASS exploits the psychoacoustic phenomenon of the 'missing fundamental'. Adding harmonics of the frequency components below the cutoff frequency gives the impression of actually hearing the low frequency fundamental. In other words: The listener has the impression that a loudspeaker system seems to reproduce frequencies although physically not possible.





#### 2.5.8.3. Micronas BASS Parameters

Several parameters allow tuning the characteristics of Micronas BASS according to the TV loudspeaker, the cabinet, and personal preferences (see Table 3–11). For more detailed information on how to set up MB, please refer to the corresponding application note.

#### 2.6. SCART Signal Routing

#### 2.6.1. SCART DSP In and SCART Out Select

The SCART DSP Input Select and SCART Output Select blocks include full matrix switching facilities. To design a TV set with four pairs of SCART-inputs and two pairs of SCART-outputs, no external switching hardware is required. The switches are controlled by the ACB user register (see page 41).

#### 2.6.2. Stand-by Mode

If the MSP 34x0G is switched off by first pulling STANDBYQ low and then (after >1  $\mu$ s delay) switching off DVSUP and AVSUP, but keeping AHVSUP ('**Stand-by'-mode**), the SCART switches maintain their position and function. This allows the copying from SCART-input to SCART-output in the TV set's stand-by mode.

In case of power on or starting from stand-by (switching on the DVSUP and AVSUP, RESETQ going high 2 ms later), all internal registers except the ACB register (see page 41) are reset to the default configuration (see Table 3–5 on page 20). The reset position of the ACB register becomes active after the first I<sup>2</sup>C transmission into the Baseband Processing part. By transmitting the ACB register first, the reset state can be redefined.

#### 2.7. I<sup>2</sup>S Bus Interface

The MSP 34x0G has a synchronous master/slave input/output interface running on 32 kHz.

The interface accepts two formats:

- 1. I<sup>2</sup>S\_WS changes at the word boundary
- 2. I<sup>2</sup>S\_WS changes one I<sup>2</sup>S-clock period before the word boundaries.

All I<sup>2</sup>S options are set by means of the MODUS and the I2S\_CONFIGURATION registers.

The I<sup>2</sup>S bus interface consists of five pins:

- I2S\_DA\_IN1, I2S\_DA\_IN2:
   I<sup>2</sup>S serial data input: 16, 18....32 bits per sample
- I2S\_DA\_OUT:
   I<sup>2</sup>S serial data output: 16, 18...32 bits per sample
- I2S\_CL:
   I<sup>2</sup>S serial clock
- I2S\_WS: I<sup>2</sup>S word strobe signal defines the left and right sample

If the MSP 34x0G serves as the master on the  $I^2S$  interface, the clock and word strobe lines are driven by the IC. In this mode, only 16 or 32 bits per sample can be selected. In slave mode, these lines are input to the IC and the MSP clock is synchronized to 576 times the I2S\_WS rate (32 kHz). NICAM operation is not possible in slave mode.

An  $I^2S$  timing diagram is shown in Fig. 4–27 on page 73.

#### 2.8. ADR Bus Interface

For the ASTRA Digital Radio System (ADR), the MSP 3400G, MSP 3410G, and MSP 3450G performs preprocessing such as carrier selection and filtering. Via the 3-line ADR-bus, the resulting signals are transferred to the DRP 3510A coprocessor, where the source decoding is performed. To be prepared for an upgrade to ADR with an additional DRP board, the following lines of MSP 34x0G should be provided on a feature connector:

- AUD\_CL\_OUT
- I2S\_DA\_IN1 or I2S\_DA\_IN2
- I2S\_DA\_OUT
- I2S\_WS
- I2S\_CL
- ADR\_CL, ADR\_WS, ADR\_DA

For more details, please refer to the DRP 3510A data sheet.

## 2.9. Digital Control I/O Pins and Status Change Indication

The static level of the digital input/output pins  $D_CTR_I/O_0/1$  is switchable between HIGH and LOW via the I<sup>2</sup>C-bus by means of the ACB register (see page 41). This enables the controlling of external hardware switches or other devices via I<sup>2</sup>C-bus.

The digital input/output pins can be set to high impedance by means of the MODUS register (see page 26). In this mode, the pins can be used as input. The current state can be read out of the STATUS register (see page 28).

Optionally, the pin D\_CTR\_I/O\_1 can be used as an interrupt request signal to the controller, indicating any changes in the read register STATUS. This makes polling unnecessary, I<sup>2</sup>C bus interactions are reduced to a minimum (see STATUS register on page 28 and MODUS register on page 26).

#### 2.10. Clock PLL Oscillator and Crystal Specifications

The MSP 34x0G derives all internal system clocks from the 18.432 MHz oscillator. In NICAM or in  $I^2$ S-Slave mode, the clock is phase-locked to the corresponding source. Therefore, it is not possible to use NICAM and  $I^2$ S-Slave mode at the same time.

For proper performance, the MSP clock oscillator requires a 18.432 MHz crystal. Note that for the phase-locked modes (NICAM, I<sup>2</sup>S-Slave), crystals with tighter tolerance are required.

#### 3. Control Interface

#### 3.1. I<sup>2</sup>C Bus Interface

The MSP 34x0G is controlled via the  $I^2C$  bus slave interface.

The IC is selected by transmitting one of the MSP 34x0G device addresses. In order to allow up to three MSP ICs to be connected to a single bus, an address select pin (ADR\_SEL) has been implemented. With ADR\_SEL pulled to high, low, or left open, the MSP 34x0G responds to different device addresses. A device address pair is defined as a write address and a read address (see Table 3–1).

**Writing** is done by sending the write device address, followed by the subaddress byte, two address bytes, and two data bytes.

**Reading** is done by sending the write device address, followed by the subaddress byte and two address bytes. Without sending a stop condition, reading of the addressed data is completed by sending the device read address and reading two bytes of data.

Refer to Section 3.1.3. for the  $I^2C$  bus protocol and to Section 3.4. "Programming Tips" on page 43 for proposals of MSP 34x0G  $I^2C$  telegrams. See Table 3–2 for a list of available subaddresses.

Besides the possibility of hardware reset, the MSP can also be reset by means of the RESET bit in the CON-TROL register by the controller via  $I^2C$  bus.

Due to the architecture of the MSP 34x0G, the IC cannot react immediately to an  $I^2C$  request. The typical

response time is about 0.3 ms. If the MSP cannot accept another byte of data (e.g. while servicing an internal interrupt), it holds the clock line  $l2C_CL$  low to force the transmitter into a wait state. The  $l^2C$  Bus Master must read back the clock line to detect when the MSP is ready to receive the next  $l^2C$  transmission. The positions within a transmission where this may happen are indicated by 'Wait' in Section 3.1.3. The maximum wait period of the MSP during normal operation mode is less than 1 ms.

#### 3.1.1. Internal Hardware Error Handling

In case of any hardware problems (e.g. interruption of the power supply of the MSP), the MSP's wait period is extended to 1.8 ms. After this time period elapses, the MSP releases data and clock lines.

#### Indication and solving the error status:

To indicate the error status, the remaining acknowledge bits of the actual  $I^2C$ -protocol will be left high. Additionally, bit[14] of CONTROL is set to one. The MSP can then be reset via the  $I^2C$  bus by transmitting the RESET condition to CONTROL.

#### Indication of reset:

Any reset, even caused by an unstable reset line etc., is indicated in bit[15] of CONTROL.

A general timing diagram of the  $I^2C$  bus is shown in Fig. 4–25 on page 71.

ADR_SEL		ow d to DVSS)	High (connected to DVSUP)		Left Open	
Mode	Write	Read	Write	Read	Write	Read
MSP device address	80 <sub>hex</sub>	81 <sub>hex</sub>	84 <sub>hex</sub>	85 <sub>hex</sub>	88 <sub>hex</sub>	89 <sub>hex</sub>

 Table 3–1: I<sup>2</sup>C Bus Device Addresses

#### Table 3–2: I<sup>2</sup>C Bus Subaddresses

Name	Binary Value	Hex Value	Mode	Function
CONTROL	0000 0000	00	Read/Write	Write: Software reset of MSP (see Table 3–3) Read: Hardware error status of MSP
WR_DEM	0001 0000	10	Write	write address demodulator
RD_DEM	0001 0001	11	Write	read address demodulator
WR_DSP	0001 0010	12	Write	write address DSP
RD_DSP	0001 0011	13	Write	read address DSP

#### 3.1.2. Description of CONTROL Register

Name	Subaddress	Bit[15] (MSB)	Bits[14:0]
CONTROL	00 <sub>hex</sub>	1 : RESET 0 : normal	0

#### Table 3–4: CONTROL as a Read Register

Name	Subaddress	Bit[15] (MSB)	Bit[14]	Bits[13:0]				
CONTROL	00 <sub>hex</sub>	RESET status after last reading of CONTROL: 0 : no reset occured 1 : reset occured	Internal hardware status: 0 : no error occured 1 : internal error occured	not of interest				
Reading of CONTROL will reset the bits[15,14] of CONTROL. After Power-on, bit[15] of CONTROL will be set; it must read once to be reset.								

#### 3.1.3. Protocol Description

#### Write to DSP or Demodulator

s	write	Wait	ACK	sub-addr	ACK	addr-byte	ACK	addr-byte	ACK	data-byte	ACK	data-byte	ACK	Р
	device					high		low		high		low		
	address													

#### Read from DSP or Demodulator

s	write	Wait	ACK	sub-addr	ACK	addr-byte	ACK	addr-byte	ACK	S	read	Wait	ACK	data-byte-	ACK	data-byte	NAK	Р
	device					high		low			device			high		low		
	address										address							

#### Write to Control Register

I	S	write device	Wait	ACK	sub-addr	ACK	data-byte high	ACK	data-byte low	ACK	Ρ
		address									

#### Read from Control Register

S	write device address	 ACK	00hex	ACK	S	read device address	Wait	ACK	data-byte- high	ACK	data-byte low	NAK	Ρ
	address					address							

**Note:**  $S = I_{2}^{2}C$ -Bus Start Condition from master

 $P = I^2C$ -Bus Stop Condition from master

- ACK = Acknowledge-Bit: LOW on I2C\_DA from slave (= MSP, light gray) or master (= controller, dark gray)
- NAK = Not Acknowledge-Bit: HIGH on I2C\_DA from master (dark gray) to indicate 'End of Read' or from MSP indicating internal error state
- Wait =  $I^2C$ -Clock line is held low, while the MSP is processing the  $I^2C$  command. This waiting time is max. 1 ms




Fig. 3–1: I<sup>2</sup>C bus protocol (MSB first; data must be stable while clock is high)

## 3.1.4. Proposals for General MSP 34x0G I<sup>2</sup>C Telegrams

#### 3.1.4.1. Symbols

daw	write device address (80 <sub>hex</sub> , 84 <sub>hex</sub> or 88 <sub>hex</sub> )
dar	read device address (81 <sub>hex</sub> , 85 <sub>hex</sub> or 89 <sub>hex</sub> )
<	Start Condition
>	Stop Condition
aa	Address Byte
dd	Data Byte

#### 3.1.4.2. Write Telegrams

<daw< th=""><th>00</th><th>d0</th><th>00&gt;</th><th>&gt;</th><th></th><th>write to CONTROL register</th></daw<>	00	d0	00>	>		write to CONTROL register
<daw< td=""><td>10</td><td>aa</td><td>aa</td><td>dd</td><td>dd&gt;</td><td>write data into demodulator</td></daw<>	10	aa	aa	dd	dd>	write data into demodulator
<daw< td=""><td>12</td><td>aa</td><td>aa</td><td>dd</td><td>dd&gt;</td><td>write data into DSP</td></daw<>	12	aa	aa	dd	dd>	write data into DSP

#### 3.1.4.3. Read Telegrams

<daw< th=""><th>00</th><th><da< th=""><th>ar d</th><th>dd dd&gt;</th><th>&gt;</th><th></th><th>read data from</th></da<></th></daw<>	00	<da< th=""><th>ar d</th><th>dd dd&gt;</th><th>&gt;</th><th></th><th>read data from</th></da<>	ar d	dd dd>	>		read data from
							CONTROL register
<daw< td=""><td>11</td><td>aa</td><td>aa</td><td><dar< td=""><td>dd</td><td>dd&gt;</td><td>read data from demodulator</td></dar<></td></daw<>	11	aa	aa	<dar< td=""><td>dd</td><td>dd&gt;</td><td>read data from demodulator</td></dar<>	dd	dd>	read data from demodulator
<daw< td=""><td>13</td><td>aa</td><td>aa</td><td><dar< td=""><td>dd</td><td>dd&gt;</td><td>read data from DSP</td></dar<></td></daw<>	13	aa	aa	<dar< td=""><td>dd</td><td>dd&gt;</td><td>read data from DSP</td></dar<>	dd	dd>	read data from DSP

#### 3.1.4.4. Examples

	<80	00	80	00>	>			RESET MSP statically
	<80	00	00	00>	>			Clear RESET
	<80	10	00	30	00	01>		Automatic Sound Select = ON
-	<80	10	00	20	00	03>		Set demodulator to stand. 03 <sub>hex</sub>
	<80	11	02	00	<81	dd	dd>	Read STATUS
	<80	12	00	08	01	20>		Set loudspeaker channel
								source to Stereo or A/B and
								Matrix to Stereo
								(transparent mode)

More examples of typical application protocols are listed in Section 3.4. "Programming Tips" on page 43.

#### 3.2. Start-Up Sequence: Power-Up and I<sup>2</sup>C-Controlling

After POWER-ON or RESET (see Fig. 4–24), the IC is in an inactive state. All registers are in the Reset position (see Table 3–5 and Table 3–6), the analog outputs are muted. The controller has to initialize all registers for which a non-default setting is necessary.

#### 3.3. MSP 34x0G Programming Interface

#### 3.3.1. User Registers Overview

The MSP 34x0G is controlled by means of user registers. The complete list of all user registers are given in Table 3–5 and Table 3–6. The registers are partitioned into the Demodulator section (Subaddress  $10_{hex}$  for writing,  $11_{hex}$  for reading) and the Baseband Processing sections (Subaddress  $12_{hex}$  for writing,  $13_{hex}$  for reading).

Write and read registers are 16 bit wide, whereby the MSB is denoted bit[15]. Transmissions via  $I^2C$  bus have to take place in 16-bit words (two byte transfers, with the most significant byte transferred first). All write registers, except the demodulator write registers are readable.

# Unused parts of the 16-bit write registers must be zero. Addresses not given in this table must not be accessed.

For reasons of software compatibility to the MSP 34xxD, a Manual/Compatibility Mode is available. More read and write registers together with a detailed description can be found in "Appendix B: Manual/Compatibility Mode" on page 87.

#### Table 3-5: List of MSP 34x0G Write Registers

Write Register	Address (hex)	Bits	Description and Adjustable Range	Reset	See Pag
I <sup>2</sup> C Subaddress = 10 <sub>hex</sub> ; Registers are	e not readal	ble			
STANDARD SELECT	00 20	[15:0]	Initial Programming of the Demodulator	00 00	24
MODUS	00 30	[15:0]	Demodulator, Automatic and I <sup>2</sup> S options	00 00	26
I <sup>2</sup> S CONFIGURATION	00 40	[15:0]	Configuration of I <sup>2</sup> S options	00 00	27
I <sup>2</sup> C Subaddress = 12 <sub>hex</sub> ; Registers are	e <i>all</i> readab	le by usin	g I <sup>2</sup> C Subaddress = 13 <sub>hex</sub>		1
Volume loudspeaker channel	00 00	[15:8]	[+12 dB –114 dB, MUTE]	MUTE	32
Volume / Mode loudspeaker channel	-	[7:0]	1/8 dB Steps, Reduce Volume / Tone Control / Compromise/ Dynamic	00 <sub>hex</sub>	
Balance loudspeaker channel [L/R]	00 01	[15:8]	[0100 / 100% and 100 / 0100%] [-1270 / 0 dB and 0 / -1280 dB]	100%/100%	33
Balance mode loudspeaker		[7:0]	[Linear / logarithmic mode]	linear mode	
Bass loudspeaker channel	00 02	[15:8]	[+20 dB –12 dB]	0 dB	34
Treble loudspeaker channel	00 03	[15:8]	[+15 dB –12 dB]	0 dB	35
Loudness loudspeaker channel	00 04	[15:8]	[0 dB +17 dB]	0 dB	36
Loudness filter characteristic		[7:0]	[NORMAL, SUPER_BASS]	NORMAL	
Spatial effect strength loudspeaker ch.	00 05	[15:8]	[-100%OFF+100%]	OFF	37
Spatial effect mode/customize		[7:0]	[SBE, SBE+PSE]	SBE+PSE	
Volume headphone channel	00 06	[15:8]	[+12 dB –114 dB, MUTE]	MUTE	32
Volume / Mode headphone channel		[7:0]	1/8 dB Steps, Reduce Volume / Tone Control / Compromise/ Dynamic	00 <sub>hex</sub>	
Volume SCART1 output channel	00 07	[15:8]	[+12 dB –114 dB, MUTE]	MUTE	40
Loudspeaker source select	00 08	[15:8]	[FM/AM, NICAM, SCART, I <sup>2</sup> S1, I <sup>2</sup> S2]	FM/AM	31
Loudspeaker channel matrix		[7:0]	[SOUNDA, SOUNDB, STEREO, MONO]	SOUNDA	31
Headphone source select	00 09	[15:8]	[FM/AM, NICAM, SCART, I <sup>2</sup> S1, I <sup>2</sup> S2]	FM/AM	31
Headphone channel matrix		[7:0]	[SOUNDA, SOUNDB, STEREO, MONO]	SOUNDA	31
SCART1 source select	00 0A	[15:8]	[FM/AM, NICAM, SCART, I <sup>2</sup> S1, I <sup>2</sup> S2]	FM/AM	31
SCART1 channel matrix		[7:0]	[SOUNDA, SOUNDB, STEREO, MONO]	SOUNDA	31
I <sup>2</sup> S source select	00 0B	[15:8]	[FM/AM, NICAM, SCART, I <sup>2</sup> S1, I <sup>2</sup> S2]	FM/AM	31
I <sup>2</sup> S channel matrix		[7:0]	[SOUNDA, SOUNDB, STEREO, MONO]	SOUNDA	31
Quasi-peak detector source select	00 0C	[15:8]	[FM/AM, NICAM, SCART, I <sup>2</sup> S1, I <sup>2</sup> S2]	FM/AM	31
Quasi-peak detector matrix	]	[7:0]	[SOUNDA, SOUNDB, STEREO, MONO]	SOUNDA	31
Prescale SCART input	00 0D	[15:8]	[00 <sub>hex</sub> 7F <sub>hex</sub> ]	00 <sub>hex</sub>	30
Prescale FM/AM	00 0E	[15:8]	[00 <sub>hex</sub> 7F <sub>hex</sub> ]	00 <sub>hex</sub>	29
FM matrix	1	[7:0]	[NO_MAT, GSTEREO, KSTEREO]	NO_MAT	30
Prescale NICAM	00 10	[15:8]	[00 <sub>hex</sub> 7F <sub>hex</sub> ] (MSP 3410G, MSP 3450G only)	00 <sub>hex</sub>	30
Prescale I <sup>2</sup> S2	00 12	[15:8]	[00 <sub>hex</sub> 7F <sub>hex</sub> ]	10 <sub>hex</sub>	30
ACB : SCART Switches a. D_CTR_I/O	00 13	[15:0]	Bits [150]	00 <sub>hex</sub>	41
Beeper	00 14	[15:0]	[00 <sub>hex</sub> 7F <sub>hex</sub> ]/[00 <sub>hex</sub> 7F <sub>hex</sub> ]	00/00 <sub>hex</sub>	41

#### Table 3-5: List of MSP 34x0G Write Registers, continued

Write Register	Address (hex)	Bits	Description and Adjustable Range	Reset	See Page
Prescale I <sup>2</sup> S1	00 16	[15:8]	[00 <sub>hex</sub> 7F <sub>hex</sub> ]	10 <sub>hex</sub>	30
Tone control mode	00 20	[15:8]	[Bass/Treble, Equalizer]	Bass/Treble	34
Equalizer loudspeaker ch. band 1	00 21	[15:8]	[+12 dB –12 dB]	0 dB	35
Equalizer loudspeaker ch. band 2	00 22	[15:8]	[+12 dB –12 dB]	0 dB	35
Equalizer loudspeaker ch. band 3	00 23	[15:8]	[+12 dB –12 dB]	0 dB	35
Equalizer loudspeaker ch. band 4	00 24	[15:8]	[+12 dB –12 dB]	0 dB	35
Equalizer loudspeaker ch. band 5	00 25	[15:8]	[+12 dB –12 dB]	0 dB	35
Automatic Volume Correction	00 29	[15:12]	[off, on]	off	33
		[11:8]	[decay time]	00 <sub>hex</sub>	
Subwoofer level adjust	00 2C	[15:8]	[+12 dB –30 dB, mute]	0 dB	38
Subwoofer corner frequency	00 2D	[15:8]	[50 Hz 400 Hz]	00 <sub>hex</sub>	38
Subwoofer characteristics	_	[7:4]	[sharp, medium, soft, very soft]	sharp	38
Subwoofer complementary high-pass	_	[3:0]	[off, on, Micronas BASS to Main]	off	38
Balance headphone channel [L/R]	00 30	[15:8]	[0100 / 100% and 100 / 0100%] [-1270 / 0 dB and 0 / -1280 dB]]	100 %/100 %	33
Balance mode headphone		[7:0]	[Linear mode / logarithmic mode]	linear mode	
Bass headphone channel	00 31	[15:8]	[+20 dB –12 dB]	0 dB	34
Treble headphone channel	00 32	[15:8]	[+15 dB –12 dB]	0 dB	35
Loudness headphone channel	00 33	[15:8]	[0 dB +17 dB]	0 dB	36
Loudness filter characteristic	_	[7:0]	[NORMAL, SUPER_BASS]	NORMAL	-
Volume SCART2 output channel	00 40	[15:8]	[+12 dB –114 dB, MUTE]	00 <sub>hex</sub>	40
SCART2 source select	00 41	[15:8]	[FM, NICAM, SCART, I <sup>2</sup> S1, I <sup>2</sup> S2]	FM	31
SCART2 channel matrix	_	[7:0]	[SOUNDA, SOUNDB, STEREO, MONO]	SOUNDA	31
Micronas BASS Effect Strength	00 68	[15:8]	[0 dB 127 dB, off]	off	38
Micronas BASS Amplitude Limit	00 69	[15:8]	[0 dBFS –32 dBFS]	0 dBFS	39
Micronas BASS Harmonic Content	00 6A	[15:8]	[0% 100%]	0%	39
Micronas BASS Low Pass Corner Frequency	00 6B	[15:8]	[50 Hz 300 Hz]	0 Hz	39
Micronas BASS High Pass Corner Frequency	00 6C	[15:8]	[20 Hz 300 Hz]	0 Hz	39

#### Table 3-6: List of MSP 34x0G Read Registers

Read Register	Address (hex)	Bits	Description and Adjustable Range	See Page
I <sup>2</sup> C Subaddress = 11 <sub>hex</sub> ; Registers	are <i>not</i> writab	e		-
STANDARD RESULT	00 7E	[15:0]	Result of Automatic Standard Detection (see Table 3–8 on page 25)	28
STATUS	02 00	[15:0]	Monitoring of internal settings e.g. Stereo, Mono, Mute etc	28
I <sup>2</sup> C Subaddress = 13 <sub>hex</sub> ; Registers	are <i>not</i> writabl	e	·	
Quasi peak readout left	00 19	[15:0]	[00 <sub>hex</sub> 7FFF <sub>hex</sub> ]16 bit two's complement	42
Quasi peak readout right	00 1A	[15:0]	[00 <sub>hex</sub> 7FFF <sub>hex</sub> ]16 bit two's complement	42
MSP hardware version code	00 1E	[15:8]	[00 <sub>hex</sub> FF <sub>hex</sub> ]	42
MSP major revision code		[7:0]	[00 <sub>hex</sub> FF <sub>hex</sub> ]	42
MSP product code	00 1F	[15:8]	[00 <sub>hex</sub> FF <sub>hex</sub> ]	42
MSP ROM version code		[7:0]	[00 <sub>hex</sub> FF <sub>hex</sub> ]	42

#### 3.3.2. Description of User Registers

#### Table 3-7: Standard Codes for STANDARD SELECT register

MSP Standard Code (Data in hex)	TV Sound Standard	Sound Carrier Frequencies in MHz	MSP 34x0G Version	
	Automatic Standard Detection	ı		
00 01	Start Automatic Standard Detection and sets detected standards		all	
	Standard Selection			
00 02	M-Dual FM-Stereo	4.5/4.724212	3400, -10, -20, -40, -5	
00 03	B/G -Dual FM-Stereo <sup>1)</sup>	5.5/5.7421875	3400, -10, -50	
00 04	D/K1-Dual FM-Stereo <sup>2)</sup>	6.5/6.2578125		
00 05	D/K2-Dual FM-Stereo <sup>2)</sup>	6.5/6.7421875		
00 06	D/K -FM-Mono with HDEV3 <sup>3)</sup> , not detectable by Automatic Standard Detection, HDEV3 <sup>3)</sup> SAT-Mono (i.e. Eutelsat, s. Table 6–18)	6.5		
00 07	D/K3-Dual FM-Stereo	6.5/5.7421875		
00 08	B/G -NICAM-FM <sup>1)</sup>	5.5/5.85	3410, -50	
00 09	L -NICAM-AM	6.5/5.85		
A0 00	I -NICAM-FM	6.0/6.552		
00 0B	D/K -NICAM-FM <sup>2)</sup>	6.5/5.85		
00 0C	D/K -NICAM-FM with HDEV2 <sup>4)</sup> , not detectable by Automatic Standard Detection, for China	6.5/5.85		
00 0D	D/K -NICAM-FM with HDEV3 <sup>3)</sup> , not detectable by Automatic Standard Detection, for China	6.5/5.85		
00 20	BTSC-Stereo	4.5	3420, -40, -50	
00 21	BTSC-Mono + SAP	-		
00 30	M-EIA-J Japan Stereo	4.5		
00 40	FM-Stereo Radio with 75 $\mu s$ Deemphasis	10.7		
00 50	SAT-Mono (s. Table 6–18)	6.5	3400, -10, -50	
00 51	SAT-Stereo (s. Table 6–18)	7.02/7.20		
00 60	SAT ADR (Astra Digital Radio)	6.12		

<sup>2)</sup> In case of Automatic Sound Select, the D/K-codes 4<sub>hex</sub>, 5<sub>hex</sub>, 7<sub>hex</sub> and B<sub>hex</sub> are equivalent.
 <sup>3)</sup> HDEV3: Max. FM deviation must not exceed 540 kHz
 <sup>4)</sup> HDEV2: Max. FM deviation must not exceed 360 kHz

#### 3.3.2.1. STANDARD SELECT Register

The TV sound standard of the MSP 34x0G demodulator is determined by the STANDARD SELECT register. There are two ways to use the STANDARD SELECT register:

- Setting up the demodulator for a TV sound standard by sending the corresponding standard code with a single I<sup>2</sup>C bus transmission.
- Starting the Automatic Standard Detection for terrestrial TV standards. This is the most comfortable way to set up the demodulator. Within 0.5 s, the detection and setup of the actual TV sound standard is performed. The detected standard can be read out of the STANDARD RESULT register by the control processor. This feature is recommended for the primary setup of a TV set. Outputs should be muted during Automatic Standard Detection.

The Standard Codes are listed in Table 3–7.

Selecting a TV sound standard via the STANDARD SELECT register initializes the demodulator. This includes: AGC-settings and carrier mute, tuning frequencies, FIR-filter settings, demodulation mode (FM, AM, NICAM), deemphasis and identification mode.

TV stereo sound standards that are unavailable for a specific MSP version are processed in analog mono sound of the standard. In that case, stereo or bilingual processing will not be possible.

For a complete setup of the TV sound processing from analog IF input to the source selection, the transmissions as shown in Section 3.5. are necessary.

For reasons of software compatibility to the MSP 34xxD, a Manual/Compatibility mode is available. A detailed description of this mode can be found on page 87.

#### 3.3.2.2. Refresh of STANDARD SELECT Register

A general refresh of the STANDARD SELECT register is not allowed. However, the following method enables watching the MSP 34x0G "alive" status and detection of accidental resets (only versions B6 and later):

- After Power-on, bit[15] of CONTROL will be set; it must be read once to enable the reset-detection feature.
- Reading of the CONTROL register and checking the reset indicator bit[15].
- If bit[15] is "0", any refresh of the STANDARD SELECT register is not allowed.
- If bit[15] is "1", indicating a reset, a refresh of the STANDARD SELECT register and all other MSPG registers is required.

#### 3.3.2.3. STANDARD RESULT Register

If Automatic Standard Detection is selected in the STANDARD SELECT register, status and result of the Automatic Standard Detection process can be read out of the STANDARD RESULT register. The possible results are based on the mentioned Standard Code and are listed in Table 3–8.

In cases where no sound standard has been detected (no standard present, too much noise, strong interferers, etc.) the STANDARD RESULT register contains  $00\ 00_{hex}$ . In that case, the controller has to start further actions (for example set the standard according to a preference list or by manual input).

As long as the STANDARD RESULT register contains a value greater than 07  $FF_{hex}$ , the Automatic Standard Detection is still active. During this period, the MODUS and STANDARD SELECT register must not be written. The STATUS register will be updated when the Automatic Standard Detection has finished.

If a present sound standard is unavailable for a specific MSP-version, it detects and switches to the analog mono sound of this standard.

#### Example:

The MSPs 3420G and 3440G will detect a B/G-NICAM signal as standard 3 and will switch to the analog FM-Mono sound.

## Table 3–8: Results of the Automatic Standard Detection

Broadcasted Sound Standard	STANDARD RESULT Register Read 007E <sub>hex</sub>
Automatic Standard Detection could not find a sound standard	0000 <sub>hex</sub>
B/G-FM	0003 <sub>hex</sub>
B/G-NICAM	0008 <sub>hex</sub>
I	000A <sub>hex</sub>
FM-Radio	0040 <sub>hex</sub>
M-Korea	0002 <sub>hex</sub> (if MODUS[14,13]=00)
M-Japan M-BTSC	0020 <sub>hex</sub> (if MODUS[14,13]=01)
	0030 <sub>hex</sub> (if MODUS[14,13]=10)
L-AM D/K1	0009 <sub>hex</sub> (if MODUS[12]=0)
D/K1 D/K2 D/K3	0004 <sub>hex</sub> (if MODUS[12]=1)
	0009 <sub>hex</sub> (if MODUS[12]=0)
D/K-NICAM	000B <sub>hex</sub> (if MODUS[12]=1)
Automatic Standard Detection still active	>07FF <sub>hex</sub>

## 3.3.2.4. Write Registers on I<sup>2</sup>C Subaddress 10<sub>hex</sub>

Table 3-9: Write	registers o	on I <sup>2</sup> C subaddress	$10_{hov}$
			···nex

Register Address	Function			Name
00 20 <sub>hex</sub>	STANDAR	RD SELEC	TION Register	STANDARD_SEL
	Defines TV-Sound or FM-Radio Standard			
	bit[15:0]	00 01 <sub>hex</sub> 00 02 <sub>hex</sub>	start Automatic Standard Detection MSP Standard Codes (see Table 3–7)	
		 00 60 <sub>hex</sub>		
00 30 <sub>hex</sub>	MODUS F	Register		MODUS
	Preferenc			
	bit[15]	0	undefined, must be 0	
	bit[14:13]	0 1 2 3	detected 4.5 MHz carrier is interpreted as: <sup>1)</sup> standard M (Korea) standard M (BTSC) standard M (Japan) chroma carrier (M/N standards are ignored)	
	bit[12]	0 1	detected 6.5 MHz carrier is interpreted as: <sup>1)</sup> standard L (SECAM) standard D/K1, D/K2, D/K3, or D/K NICAM	
	General M			
	bit[11:9]	0	undefined, must be 0	
	bit[8]	0/1	ANA_IN1+/ANA_IN2+; select analog sound IF input pin	
	bit[7]	0/1	active/tristate state of audio clock output pin AUD_CL_OUT	
	bit[6]	0 1	I <sup>2</sup> S word strobe alignment WS changes at data word boundary WS changes one clock cycle in advance	
	bit[5]	0/1	master/slave mode of I <sup>2</sup> S interface (must be set to 0 (= Master) in case of NICAM mode)	
	bit[4]	0/1	active/tristate state of I <sup>2</sup> S output pins	
	bit[3]	0	state of digital output pins D_CTR_I/O_0 and _1 active: D_CTR_I/O_0 and _1 are output pins (can be set by means of the ACB register. see also: MODUS[1])	
		1	tristate: D_CTR_I/O_0 and _1 are input pins (level can be read out of STATUS[4,3])	
	bit[2]	0	undefined, must be 0	
	bit[1]	0/1	disable/enable STATUS change indication by means of the digital I/O pin D_CTR_I/O_1 Necessary condition: MODUS[3] = 0 (active)	
	bit[0]	0/1	off/on: Automatic Sound Select	

Register Address	Function	I		Name
00 40 <sub>hex</sub>	I <sup>2</sup> S CON	I2S_CONFIG		
	bit[15:1]	0	not used, must be set to "0"	
	bit[0]		I2S_CL frequency and I <sup>2</sup> S data sample length for master mode	
		0	2 x 16 bit (1.024 MHz)	
		1	2 x 32 bit (2.048 MHz)	

## 3.3.2.5. Read Registers on I<sup>2</sup>C Subaddress 11<sub>hex</sub>

Table 3-10: Rea	d Registers on	I <sup>2</sup> C Subaddress	11 <sub>hex</sub>

Register Address	Functior	1		Name
00 7E <sub>hex</sub>	STANDARD RESULT Register			STANDARD_RES
	Readback of the det		ected TV sound or FM-Radio Standard	
	bit[15:0]	00 00 <sub>hex</sub>	Automatic Standard Detection could not find	
		00 02 <sub>hex</sub>	a sound standard MSP Standard Codes (see Table 3–8 on page 25)	
		 00 40 <sub>hex</sub>	Automatic Standard Detection still active	
	0747110			0747110
02 00 <sub>hex</sub>	STATUS	Register		STATUS
	Contains	all user rele	evant internal information about the status of the MSP	
	bit[15:10]		undefined	
	bit[8]	0/1	"1" indicates bilingual sound mode or SAP present (internally evaluated from received analog or digital identification signals)	
	bit[7]	0/1	"1" indicates independent mono sound (only for NICAM)	
	bit[6]	0/1	mono/stereo indication (internally evaluated from received analog or digital identification signals)	
	bit[5,9]	00 01 10 11	analog sound standard (FM or AM) active this pattern will not occur digital sound (NICAM) available bad reception condition of digital sound (NICAM) due to: a. high error rate b. unimplemented sound code c. data transmission only	
	bit[4]	0/1	low/high level of digital I/O pin D_CTR_I/O_1	
	bit[3]	0/1	low/high level of digital I/O pin D_CTR_I/O_0	
	bit[2]	0 1	detected secondary carrier (2nd A2 or SAP sub-carrier) no secondary carrier detected	
	bit[1]	0 1	detected primary carrier (Mono or MPX carrier) no primary carrier detected	
	bit[0]		undefined	
	change i	n the STATI	indication is activated by means of MODUS[1]: Each JS register sets the digital I/O pin D_CTR_I/O_1 to high TATUS register resets D_CTR_I/O_1.	

### 3.3.2.6. Write Registers on I<sup>2</sup>C Subaddress 12<sub>hex</sub>

Register Address	Function	l		Name				
PREPROC	PROCESSING							
00 0E <sub>hex</sub>	FM/AM P	rescale		PRE_FM				
	bit[15:8]	00 <sub>hex</sub>	Defines the input prescale gain for the demodulated FM or AM signal					
		7F <sub>hex</sub> 00 <sub>hex</sub>	off (RESET condition)					
	cale value	e and FM	xcept satellite FM and AM-mode, the combinations of pres- deviation listed below lead to internal full scale with 1 kHz s emphasis.					
	FM mode	•						
	bit[15:8]	7F <sub>hex</sub> 48 <sub>hex</sub> 30 <sub>hex</sub> 24 <sub>hex</sub> 18 <sub>hex</sub> 13 <sub>hex</sub>	28 kHz FM deviation 50 kHz FM deviation 75 kHz FM deviation 100 kHz FM deviation 150 kHz FM deviation 180 kHz FM deviation (limit)					
	FM high o	deviation m	ode (HDEV2, MSP Standard Code = C <sub>hex</sub> )					
	bit[15:8]	30 <sub>hex</sub> 14 <sub>hex</sub>	150 kHz FM deviation 360 kHz FM deviation (limit)					
	FM very h	nigh deviati	ion mode (HDEV3, MSP Standard Code = 6 and $D_{hex}$ )					
	bit[15:8]	20 <sub>hex</sub> 1A <sub>hex</sub>	450 kHz FM deviation 540 kHz FM deviation (limit)					
	Satellite F	-M with ada	aptive deemphasis					
	bit[15:8]	10 <sub>hex</sub>	recommendation					
	AM mode	AM mode (MSP Standard Code = 9)						
	bit[15:8]	7C <sub>hex</sub>	recommendation for SIF input levels from 0.1 $V_{pp}$ to 0.8 $V_{pp}$					
			(Due to the AGC being switched on, the AM-output level remains stable and independent of the actual SIF-level in the mentioned input range)					

Register Address	Function	Name	
(continued)	FM Matrix Modes	FM_MATRIX	
00 0E <sub>hex</sub>	Defines the dematrix function for the demodulated FM signal		
	bit[7:0] 00 <sub>hex</sub> no matrix (used for bilingual and unmatrixed stereo sound) 01 <sub>hex</sub> 02 <sub>hex</sub> German stereo (Standard B/G) 02 <sub>hex</sub> Norean stereo (also used for BTSC, EIA-J and FM Radio) 03 <sub>hex</sub> sound A mono (left and right channel contain the mono sound of the FM/AM mono carrier) 04 <sub>hex</sub> sound B mono		
	In case of <b>Automatic Sound Select = on</b> , the FM Matrix Mode is set automatically. Writing to the FM/AM prescale register (00 $0E_{hex}$ high part) is still allowed. In order not to disturb the automatic process, the low part of any I <sup>2</sup> C transmission to this register is ignored. Therefore, any FM-Matrix readback values may differ from data written previously.		
	In case of <b>Automatic Sound Select = off</b> , the FM Matrix Mode must be set as shown in Table 6–17 of Appendix B.		
	To enable a <b>Forced Mono Mode</b> set A2 THRESHOLD as described in Section 6.3.2.on page 91		
00 10 <sub>hex</sub>	NICAM Prescale	PRE_NICAM	
	Defines the input prescale value for the digital NICAM signal		
	bit[15:8] 00 <sub>hex</sub> 7F <sub>hex</sub> prescale gain		
	examples: 00 <sub>hex</sub> off 20 <sub>hex</sub> 0 dB gain 5A <sub>hex</sub> 9 dB gain (recommendation) 7F <sub>hex</sub> +12 dB gain (maximum gain)		
00 16 <sub>hex</sub> 00 12 <sub>hex</sub>	I2S1 Prescale I2S2 Prescale	PRE_I2S1 PRE_I2S2	
	Defines the input prescale value for digital I <sup>2</sup> S input signals		
	bit[15:8] 00 <sub>hex</sub> 7F <sub>hex</sub> prescale gain		
	examples: 00 <sub>hex</sub> off 10 <sub>hex</sub> 0 dB gain (recommendation) 7F <sub>hex</sub> +18 dB gain (maximum gain)		
00 0D <sub>hex</sub>	SCART Input Prescale	PRE_SCART	
	Defines the input prescale value for the analog SCART input signal		
	bit[15:8] 00 <sub>hex</sub> 7F <sub>hex</sub> prescale gain		
	examples: 00 <sub>hex</sub> off 19 <sub>hex</sub> 0 dB gain (2 V <sub>RMS</sub> input leads to digital full scale) 7F <sub>hex</sub> +14 dB gain (400 mV <sub>RMS</sub> input leads to digital full scale)		

I

I

Register Address	Function	l		Name	
SOURCE			UT CHANNEL MATRIX		
00 08 <sub>hex</sub> 00 09 <sub>hex</sub> 00 0A <sub>hex</sub> 00 41 <sub>hex</sub> 00 0B <sub>hex</sub> 00 0C <sub>hex</sub>	Source fo	SRC_MAIN SRC_AUX SRC_SCART1 SRC_SCART2 SRC_I2S SRC_QPEAK			
	bit[15:8]	00 <sub>hex</sub>	"FM/AM": demodulated FM or AM mono signal		
		01 <sub>hex</sub>	"Stereo or A/B": demodulator Stereo or A/B signal (in manual mode, this source is identical to the NICAM source in the MSP 3410D)		
		03 <sub>hex</sub>	"Stereo or A": demodulator Stereo Sound or Language A (only defined for Automatic Sound Select)		
		04 <sub>hex</sub>	"Stereo or B": demodulator Stereo Sound or Language B (only defined for Automatic Sound Select)		
		02 <sub>hex</sub>	SCART input		
		05 <sub>hex</sub>	I <sup>2</sup> S1 input		
		06 <sub>hex</sub>	I <sup>2</sup> S2 input		
	For demo	dulator so	ources, see Table 2–2.		
00 08 <sub>hex</sub> 00 09 <sub>hex</sub> 00 0A <sub>hex</sub> 00 41 <sub>hex</sub> 00 0B <sub>hex</sub> 00 0C <sub>hex</sub>	Matrix M	MAT_MAIN MAT_AUX MAT_SCART1 MAT_SCART2 MAT_I2S MAT_QPEAK			
	bit[7:0]	00 <sub>hex</sub> 10 <sub>hex</sub> 20 <sub>hex</sub> 30 <sub>hex</sub> special r	Sound A Mono (or Left Mono) Sound B Mono (or Right Mono) Stereo (transparent mode) Mono (sum of left and right inputs divided by 2) modes are available (see Section 6.5.1. on page 99)		
	In Automatic Sound Select mode, the demodulator source channels are set according to Table 2–2. Therefore, the matrix modes of the corresponding output channels should be set to "Stereo" (transparent).				

Register Address	Functior	ı		Name	
LOUDSPE	AKER ANI	D HEADPHO	DNE PROCESSING		
00 00 <sub>hex</sub> 00 06 <sub>hex</sub>	Volume Loudspeaker Volume Headphone			VOL_MAIN VOL_AUX	
	bit[15:8]	volume tal 7F <sub>hex</sub> 7E <sub>hex</sub>	ble with 1 dB step size +12 dB (maximum volume) +11 dB		
		72 <sub>hex</sub>	+1 dB 0 dB –1 dB		
		 02 <sub>hex</sub> 01 <sub>hex</sub> 00 <sub>hex</sub> FF <sub>hex</sub>	<ul> <li>-113 dB</li> <li>-114 dB</li> <li>Mute (reset condition)</li> <li>Fast Mute (needs about 75 ms until the signal is completely ramped down)</li> </ul>		
	bit[7:5]	higher res 0 1	olution volume table +0 dB +0.125 dB increase in addition to the volume table		
		 7	+0.875 dB increase in addition to the volume table		
	bit[4]	0	must be set to 0		
	bit[3:0]	clipping m 0 1 2 3	ode reduce volume reduce tone control compromise dynamic		
	With larg ping.	e scale inpu	It signals, positive volume settings may lead to signal clip-		
	The MSP 34x0G loudspeaker and headphone volume function is divided into a digital and an analog section. With Fast Mute, volume is reduced to mute position by digital volume only. Analog volume is not changed. This reduces any audible DC plops. To turn volume on again, the volume step that has been used before Fast Mute was activated must be transmitted.				
	If the clipping mode is set to " <b>reduce volume</b> ", the following rule is used: To prevent severe clipping effects with bass, treble, or equalizer boosts, the internal volume is automatically limited to a level where, in combination with either bass, treble, or equalizer setting, the amplification does not exceed 12 dB.				
	If the clipping mode is " <b>reduce tone control</b> ", the bass or treble value is reduced if amplification exceeds 12 dB. If the equalizer is switched on, the gain of those bands is reduced, where amplification together with volume exceeds 12 dB.				
	reduced on, the	half and half gain of thos	s " <b>compromise</b> ", the bass or treble value and volume are if amplification exceeds 12 dB. If the equalizer is switched se bands is reduced half and half, where amplification exceeds 12 dB.		
	amplitude	es would ex	s " <b>dynamic</b> ", volume is reduced automatically if the signal ceed –2 dBFS within the IC. For operation of Micronas de must be switched on.		

Register Address	Function	Name
00 29 <sub>hex</sub>	Automatic Volume Correction (AVC) Loudspeaker Channel	AVC
	bit[15:12] 00 <sub>hex</sub> AVC off (and reset internal variables) 08 <sub>hex</sub> AVC on	
	bit[11:8] 08 <sub>hex</sub> 8 sec decay time 04 <sub>hex</sub> 4 sec decay time 02 <sub>hex</sub> 2 sec decay time 01 <sub>hex</sub> 20 ms decay time (should be used for approx. 100 ms after channel change)	
	<b>Note:</b> AVC should not be used in any Dolby Prologic mode (with DPL 35xx), except in PANORAMA or 3D-PANORAMA mode, when only the loudspeaker output is active.	
00 01 <sub>hex</sub> 00 30 <sub>hex</sub>	Balance Loudspeaker Channel Balance Headphone Channel	BAL_MAIN BAL_AUX
	bit[15:8]       Linear Mode $7F_{hex}$ Left muted, Right 100% $7E_{hex}$ Left 0.8%, Right 100%          01_{hex}         Left 99.2%, Right 100% $00_{hex}$ Left 100%, Right 100% $FF_{hex}$ Left 100%, Right 99.2%          82_{hex}         Left 100%, Right 0.8%         81_{hex}       Left 100%, Right muted         bit[15:8]       Logarithmic Mode	
	$\begin{array}{llllllllllllllllllllllllllllllllllll$	
	bit[7:0] Balance Mode 00 <sub>hex</sub> linear 01 <sub>hex</sub> logarithmic	
	Positive balance settings reduce the left channel without affecting the right channel; negative settings reduce the right channel leaving the left channel unaffected.	

Register Address	Function			Name
00 20 <sub>hex</sub>	Tone Control Mode Loudspeaker Channel			TONE_MODE
		00 <sub>hex</sub> FF <sub>hex</sub>	bass and treble is active equalizer is active	
	nel. Bass ar	nd Equaliz	s/Treble or Equalizer is activated for the loudspeaker chan- zer cannot work simultaneously. If Equalizer is used, Bass, ts must be set to zero and vice versa.	
00 02 <sub>hex</sub> 00 31 <sub>hex</sub>	Bass Loudspeaker Channel Bass Headphone Channel			BASS_MAIN BASS_AUX
	7 7 7	extended 7F <sub>hex</sub> 78 <sub>hex</sub> 70 <sub>hex</sub> 68 <sub>hex</sub>	range +20 dB +18 dB +16 dB +14 dB	
	6 5	normal rar 60 <sub>hex</sub> 58 <sub>hex</sub>	nge +12 dB +11 dB	
	C		+1 dB 0 dB –1 dB	
	 A A	 A8 <sub>hex</sub> A0 <sub>hex</sub>	–11 dB –12 dB	
	Higher resolution is possible: an LSB step in the normal range results in a gain step of about 1/8 dB, in the extended range about 1/4 dB.			
	With positive bass settings, internal clipping may occur even with overall volume less than 0 dB. This will lead to a clipped output signal. Therefore, it is not recommended to set bass to a value that, in conjunction with volume, would result in an overall positive gain.			

Register Address	Function	Name
00 03 <sub>hex</sub> 00 32 <sub>hex</sub>	Treble Loudspeaker Channel Treble Headphone Channel	TREB_MAIN TREB_AUX
	bit[15:8] 78 <sub>hex</sub> +15 dB 70 <sub>hex</sub> +14 dB	
	$\begin{array}{ll} & & \\ 08_{hex} & +1 \text{ dB} \\ 00_{hex} & 0 \text{ dB} \\ F8_{hex} & -1 \text{ dB} \end{array}$	
	A8 <sub>hex</sub> –11 dB A0 <sub>hex</sub> –12 dB	
	Higher resolution is possible: an LSB step results in a gain step of about 1/8 dB.	
	With positive treble settings, internal clipping may occur even with overall vol- ume less than 0 dB. This will lead to a clipped output signal. Therefore, it is not recommended to set treble to a value that, in conjunction with volume, would result in an overall positive gain.	
00 21 <sub>hex</sub> 00 22 <sub>hex</sub> 00 23 <sub>hex</sub> 00 24 <sub>hex</sub> 00 25 <sub>hex</sub>	Equalizer Loudspeaker Channel Band 1 (below 120 Hz) Equalizer Loudspeaker Channel Band 2 (center: 500 Hz) Equalizer Loudspeaker Channel Band 3 (center: 1.5 kHz) Equalizer Loudspeaker Channel Band 4 (center: 5 kHz) Equalizer Loudspeaker Channel Band 5 (above: 10 kHz)	EQUAL_BAND1 EQUAL_BAND2 EQUAL_BAND3 EQUAL_BAND4 EQUAL_BAND5
	bit[15:8] 60 <sub>hex</sub> +12 dB 58 <sub>hex</sub> +11 dB	
	$\begin{array}{ll} & \dots \\ & 08_{hex} & +1 \text{ dB} \\ & 00_{hex} & 0 \text{ dB} \\ & F8_{hex} & -1 \text{ dB} \end{array}$	
	A8 <sub>hex</sub> –11 dB A0 <sub>hex</sub> –12 dB	
	Higher resolution is possible: an LSB step results in a gain step of about 1/8 dB.	
	With positive equalizer settings, internal clipping may occur even with overall volume less than 0 dB. This will lead to a clipped output signal. Therefore, it is not recommended to set equalizer bands to a value that, in conjunction with volume, would result in an overall positive gain.	

	Table 3–11:	Write Registers	on I <sup>2</sup> C Subaddress	12 <sub>hex</sub> , continued
--	-------------	-----------------	--------------------------------	-------------------------------

Register Address	Function	1	Name	
00 04 <sub>hex</sub> 00 33 <sub>hex</sub>	Loudnes Loudnes	LOUD_MAIN LOUD_AUX		
	bit[15:8]	Loudness Gain 44 <sub>hex</sub> +17 dB 40 <sub>hex</sub> +16 dB		
		$\begin{array}{ll} & & & & \\ & & & & \\ 04_{hex} & & +1 \ dB \\ 03_{hex} & & +0.75 \ dB \\ 02_{hex} & & +0.5 \ dB \\ 01_{hex} & & +0.25 \ dB \\ 00_{hex} & & 0 \ dB \end{array}$		
	bit[7:0]	Loudness Mode 00 <sub>hex</sub> normal (constant volume at 1 kHz) 04 <sub>hex</sub> Super Bass (constant volume at 2 kHz)		
	•	esolution of Loudness Gain is possible: An LSB step results in a gain pout 1/4 dB.		
	Loudness increases the volume of low- and high-frequency signals, while keep- ing the amplitude of the reference frequency constant. The intended loudness has to be set according to the actual volume setting. Because loudness intro- duces gain, it is not recommended to set loudness to a value that, in conjunction with volume, would result in an overall positive gain.			
	Super Ba	er frequency for bass amplification can be set to two different values. In uss mode, the corner frequency is shifted up. The point of constant vol- hifted from 1 kHz to 2 kHz.		

Register Address	Function			Name	
00 05 <sub>hex</sub>	Spatial Effects Loudspeaker Channel			SPAT_MAIN	
	bit[15:8]	Effect Str 7F <sub>hex</sub> 3F <sub>hex</sub>	rength Enlargement 100% Enlargement 50%		
		 01 <sub>hex</sub> 00 <sub>hex</sub> FF <sub>hex</sub>	Enlargement 0.78% Effect off reduction 0.78%		
		 C0 <sub>hex</sub> 80 <sub>hex</sub>	reduction 50% reduction 100%		
	bit[7:4]	Spatial E 0 <sub>hex</sub> 2 <sub>hex</sub>	ffect Mode Stereo Basewidth Enlargement (SBE) and Pseudo Stereo Effect (PSE). (Mode A) Stereo Basewidth Enlargement (SBE) only. (Mode B)		
	bit[3:0]	Spatial E O <sub>hex</sub> 2 <sub>hex</sub> 4 <sub>hex</sub> 6 <sub>hex</sub> 8 <sub>hex</sub>	ffect High-Pass Gain max. high-pass gain 2/3 high-pass gain 1/3 high-pass gain min. high-pass gain automatic		
	There are several spatial effect modes available:				
	In mode A (low byte = $00_{hex}$ ), the spatial effect depends on the source mode. If the incoming signal is mono, Pseudo Stereo Effect is active; for stereo signals, Pseudo Stereo Effect and Stereo Basewidth Enlargement is effective. The strength of the effect is controllable by the upper byte. A negative value reduces the stereo image. A strong spatial effect is recommended for small TV sets where loudspeaker spacing is rather close. For large screen TV sets, a more moderate spatial effect is recommended.				
	In mode B, only Stereo Basewidth Enlargement is effective. For mono input sig- nals, the Pseudo Stereo Effect has to be switched on.				
	response. value of 0 function fo only signa	With the D <sub>hex</sub> yields or L or R als, but a l sponse is	hing, that all spatial effects affect amplitude and phase lower 4 bits, the frequency response can be customized. A a flat response for center signals (L = R), but a high-pass only signals. A value of $6_{hex}$ has a flat response for L or R low-pass function for center signals. By using $8_{hex}$ , the fre- automatically adapted to the sound material by choosing an ain.		

Register Address	Function			Name
SUBWOOR		UT CHANN	EL	
00 2C <sub>hex</sub>	Subwoof	SUBW_LEVE		
	bit[15:8]	0C <sub>hex</sub>	+12 dB	
		IIGA .	+1 dB 0 dB (default) –1 dB	
		IICA III	–29 dB –30 dB	
		 80 <sub>hex</sub>	Mute	
	bit[7:0]	00 <sub>hex</sub>	must be zero	
	lf Microna 00 <sub>hex</sub>	as BASS is	added onto the main channel, this register should be set to	
00 2D <sub>hex</sub>	Subwoof	er Corner	Frequency	SUBW_FREC
	bit[15:8]	540 <sub>dec</sub>	corner frequency in 10 Hz steps (range: 50400 Hz)	
	If Microna the MB L subwoofe mended v			
	Subwoofer Characteristics			SUBW_CHAF
	bit[7:4]	0 <sub>hex</sub> 1 <sub>hex</sub> 2 <sub>hex</sub> 3 <sub>hex</sub>	sharp edge Subwoofer characteristics (default) medium edge Subwoofer characteristics soft edge Subwoofer characteristics very soft edge Subwoofer characteristics	
	selected.	Due to the	oofer filter characterisitic with four different filter sets can be complementary filter design, the output of high- and low- 0db at the crossover region for all filter sets.	
	Subwoof	er Comple	mentary High-Pass Filter	SUBW_HP
	bit[3:0]	0 <sub>hex</sub> 1 <sub>hex</sub> 2 <sub>hex</sub>	loudspeaker channel unfiltered a complementary high-pass is processed in the loud- speaker output channel Micronas BASS added onto main channel	
MICRONA	S BASS (M			
00 68 <sub>hex</sub>	S BASS (MB) CONTROL REGISTERS Micronas BASS Effect Strength			MB_STR
TIEX	bit[15:8]	00 <sub>hex</sub> 7F <sub>hex</sub>	Micronas BASS OFF (default) maximum Micronas BASS	
	bit[7:0]	00 <sub>hex</sub>	must be zero	
	The Micronas BASS effect strength can be adjusted in 1dB steps. A value of 44 <sub>hex</sub> will yield a medium Micronas BASS effect.			

Register Address	Function	Name		
00 69 <sub>hex</sub>	Micronas	BASS Am	plitude Limit	MB_LIM
	bit[15:8]	00 <sub>hex</sub> FF <sub>hex</sub>	0 dBFS (default limitation) -1 dBFS	
		E0 <sub>hex</sub>	–32 dBFS	
	bit[7:0]	00 <sub>hex</sub>	must be zero	
	the output gain of the	of the MB MB is au	Amplitude Limit defines the maximum allowed amplitude at relative to 0 dbFS. If the amplitude exceeds MB_LIM, the itomatically reduced. Note that the Volume Clipping Mode mic" (see page 32).	
00 6A <sub>hex</sub>	Micronas	BASS Ha	rmonic Content	MB_HMC
	bit[15:8]	00 <sub>hex</sub> 3F <sub>hex</sub> 7F <sub>hex</sub>	no harmonics are added (default) 50% fundamentals + 50% harmonics 100% harmonics	
	bit[7:0]	00 <sub>hex</sub>	must be zero	
		The variat	ics of the frequencies below the MB highpass frequency ble MB_HMC describes the ratio of the harmonics towards	
00 6B <sub>hex</sub>	Micronas	BASS Lov	w Pass Corner Frequency	MB_LP
	bit[15:8]	5 <sub>dec</sub> 6 <sub>dec</sub>	50 Hz 60 Hz	
		 30 <sub>dec</sub>	300 Hz	
	bit[7:0]	00 <sub>dec</sub>	must be zero	
	frequency	of the MB	ner frequency (range 50300 Hz) defines the upper corner bandpass filter. Recommended values are the same as for ner frequency (MB_HP).	
00 6C <sub>hex</sub>	Micronas	BASS Hig	h Pass Corner Frequency	MB_HP
	bit[15:8]	3 <sub>dec</sub> 4 <sub>dec</sub>	30 Hz 40 Hz	
		 30 <sub>dec</sub>	300 Hz	
	bit[7:0]	00 <sub>hex</sub>	must be zero	
	MB bandp frequency mended va	ass filter. T componer	prner frequency defines the lower corner frequency of the The highpass filter avoids loading the loudspeakers with low nots that are below the speakers' cut off frequency. Recomubwoofer systems are around $5_{dec}$ (=50 Hz), for regular TV 100 Hz).	

Register Address	Function	Function		
SCART O	UTPUT CH	ANNEL		
00 07 <sub>hex</sub> 00 40 <sub>hex</sub>			Putput Channel Putput Channel	VOL_SCART1 VOL_SCART2
	bit[15:8]		able with 1 dB step size +12 dB (maximum volume) +11 dB	
		 74 <sub>hex</sub> 73 <sub>hex</sub> 72 <sub>hex</sub>	+1 dB 0 dB -1 dB	
		02 <sub>hex</sub> 01 <sub>hex</sub> 00 <sub>hex</sub>	–113 dB –114 dB Mute (reset condition)	
	bit[7:5]	higher re 0 1	solution volume table +0 dB +0.125 dB increase in addition to the volume table	
		 7	+0.875 dB increase in addition to the volume table	
	bit[4:0]	01 <sub>hex</sub>	this must be 01 <sub>hex</sub>	

Register Address	Function			Name	
SCART SWITCHES AND DIGITAL I/O PINS					
00 13 <sub>hex</sub>	ACB Reg	jister		ACB_REG	
	Defines the level of the digital output pins and the position of the SCART switches				
	bit[15]	0/1	low/high of digital output pin D_CTR_I/O_1 (MODUS[3]=0)		
	bit[14]	0/1	low/high of digital output pin D_CTR_I/O_0 (MODUS[3]=0)		
	bit[13:5]	SCART DS xxxx00xx0 xxxx01xx0 xxxx10xx0 xxxx11xx0 xxxx00xx1 xxxx11xx1	MONO to DSP input (set Sound A Mono in the channel matrix mode for the corresponding output channels) SCART2 to DSP input SCART3 to DSP input		
	bit[13:5]	xx00xxx0x xx01xxx0x xx10xxx0x xx10xxx0x xx00xxx1x xx00xxx1x xx01xxx1x xx10xxx1x	output Select SCART3 input to SCART1 output (RESET position) SCART2 input to SCART1 output MONO input to SCART1 output SCART1 DA to SCART1 output SCART2 DA to SCART1 output SCART1 input to SCART1 output SCART4 input to SCART1 output mute SCART1 output		
	bit[13:5]		MONO input to SCART2 output		
	bit[4:0]	must be ze	ro		
	on the co	ntrol bus to	becomes active at the time of the first write transmission the audio processing part. By writing to the ACB register can be redefined.		
BEEPER					
00 14 <sub>hex</sub>	Beeper V	olume and l	Frequency	BEEPER	
	bit[15:8]	HEX	ume off maximum volume		
	bit[7:0]	Beeper Fre 01 <sub>hex</sub> 40 <sub>hex</sub>	equency 16 Hz (lowest) 1 kHz 4 kHz		

I

# 3.3.2.7. Read Registers on I<sup>2</sup>C Subaddress 13<sub>hex</sub>

Table 3–12: Read Registers on I <sup>2</sup> C Subaddress	13hor
	· • nex

Register Address	Function	Name
QUASI-PE	AK DETECTOR READOUT	
00 19 <sub>hex</sub> 00 1A <sub>hex</sub>	Quasi-Peak Detector Readout Left Quasi-Peak Detector Readout Right	QPEAK_L QPEAK_R
	bit[15:0] 0 <sub>hex</sub> 7FFF <sub>hex</sub>	
	Values are 16 bit two's complement (only positive). A value of 4000 <sub>hex</sub> corresponds to internal full scale.	
MSP 34x0	G VERSION READOUT Registers	
00 1E <sub>hex</sub>	MSP Hardware Version Code	MSP_HARD
	bit[15:8] 03 <sub>hex</sub> MSP 34x0G - <u>C</u> 12	
	A change in the hardware version code defines hardware optimizations that may have influence on the chip's behavior. The readout of this register is identical to the hardware version code in the chip's imprint.	
	MSP Major Revision Code	MSP_REVISION
	bit[7:0] 07 <sub>hex</sub> MSP 34x1 <u>G</u> - C12	
	The major revision code of the MSP 34x0G is 7.	
00 1F <sub>hex</sub>	MSP Product Code	MSP_PRODUC
	$\begin{array}{ccccc} \text{bit}[15:8] & 00_{hex} & \text{MSP } 34\underline{00}\text{G} - \text{C12} \\ 0A_{hex} & \text{MSP } 34\underline{10}\text{G} - \text{C12} \\ 14_{hex} & \text{MSP } 34\underline{20}\text{G} - \text{C12} \\ 28_{hex} & \text{MSP } 34\underline{40}\text{G} - \text{C12} \\ 32_{hex} & \text{MSP } 34\underline{50}\text{G} - \text{C12} \\ 3\text{C}_{hex} & \text{MSP } 34\underline{60}\text{G} - \text{C12} \end{array}$	
	By means of the MSP-Product Code, the control processor is able to decide which TV sound standards have to be considered.	
	MSP ROM Version Code	MSP_ROM
	bit[7:0] 4C <sub>hex</sub> MSP 34x0G - C <u>12</u>	
	A change in the ROM version code defines internal software optimizations, that may have influence on the chip's behavior, e.g. new features may have been included. While a software change is intended to create no compatibility problems, customers that want to use the new functions can identify new MSP 34x0G versions according to this number.	
	To avoid compatibility problems with MSP 3410B and MSP 34x0D, an offset of $40_{hex}$ is added to the ROM version code of the chip's imprint.	

#### 3.4. Programming Tips

This section describes the preferred method for initializing the MSP 34x0G. The initialization is grouped into four sections:

- SCART Signal Path (analog signal path)
- Demodulator
- SCART and I2S Inputs
- Output Channels

See Fig. 2–1 on page 9 for a complete signal flow.

#### **SCART Signal Path**

- 1. Select analog input for the SCART baseband processing (SCART DSP Input Select) by means of the ACB register.
- 2. Select the source for each analog SCART output (SCART Output Select) by means of the ACB register.

#### Demodulator

For a complete setup of the TV sound processing from analog IF input to the source selection, the following steps must be performed:

- 1. Set MODUS register to the preferred mode and Sound IF input.
- 2. Choose preferred prescale (FM and NICAM) values.
- 3. Write STANDARD SELECT register.
- 4. If Automatic Sound Select is not active: Choose FM matrix repeatedly according to the sound mode indicated in the STATUS register.

#### SCART and I<sup>2</sup>S Inputs

- 1. Select preferred prescale for SCART.
- Select preferred prescale for I<sup>2</sup>S inputs (set to 0 dB after RESET).

#### **Output Channels**

- 1. Select the source channel and matrix for each output channel.
- 2. Set audio baseband processing.
- 3. Select volume for each output channel.

#### 3.5. Examples of Minimum Initialization Codes

Initialization of the MSP 34x0G according to these listings reproduces sound of the selected standard on the loudspeaker output. All numbers are hexadecimal. The examples have the following structure:

- 1. Perform an I<sup>2</sup>C controlled reset of the IC.
- 2. Write MODUS register (with Automatic Sound Select).
- 3. Set Source Selection for loudspeaker channel (with matrix set to STEREO).
- 4. Set Prescale (FM and/or NICAM and dummy FM matrix).
- 5. Write STANDARD SELECT register.
- 6. Set Volume loudspeaker channel to 0 dB.

#### 3.5.1. B/G-FM (A2 or NICAM)

<80 00 80 00>	// Softreset
<80 00 00 00>	
<80 10 00 30 20 03>	// MODUS-Register: Automatic = on
<80 12 00 08 03 20>	// Source Sel. = (St or A) & Ch. Matr. = St
<80 12 00 0E 24 03>	// FM/AM-Prescale = 24 <sub>hex</sub> , FM-Matrix = MONO/SOUNDA
<80 12 00 10 5A 00>	// NICAM-Prescale = 5A <sub>hex</sub>
<80 10 00 20 00 03> or	// Standard Select: A2 B/G or NICAM B/G
<80 10 00 20 00 08>	
<80 12 00 00 73 00>	// Loudspeaker Volume 0 dB

#### 3.5.2. BTSC-Stereo

<80 00 80 00>	// Softreset
<80 00 00 00>	
<80 10 00 30 20 03>	// MODUS-Register: Automatic = on
<80 12 00 08 03 20>	// Source Sel. = (St or A) & Ch. Matr. = St
<80 12 00 0E 24 03>	// FM/AM-Prescale = 24 <sub>hex</sub> , FM-Matrix = Sound A Mono
<80 10 00 20 00 20>	// Standard Select: BTSC-STEREO
<80 12 00 00 73 00>	// Loudspeaker Volume 0 dB

#### 3.5.3. BTSC-SAP with SAP at Loudspeaker Channel

<80	00	80 00>	// Softreset
<80	00	00 00>	
<80	10	00 30 20 03>	// MODUS-Register: Automatic = on
<80	12	00 08 04 20>	// Source Sel. = (St or B) & Ch. Matr. = St
<80	12	00 0E 24 03>	// FM/AM-Prescale = 24 <sub>hex</sub> , FM-Matrix = Sound A Mono
<80	10	00 20 00 21>	// Standard Select: BTSC-SAP
<80	12	00 00 73 00>	// Loudspeaker Volume 0 dB

#### 3.5.4. FM-Stereo Radio

<80 00 80 00>	// Softreset
<80 00 00 00>	
<80 10 00 30 20 03>	// MODUS-Register: Automatic = on
<80 12 00 08 03 20>	// Source Sel. = (St or A) & Ch. Matr. = St
<80 12 00 0E 24 03>	// FM/AM-Prescale = 24 <sub>hex</sub> , FM-Matrix = Sound A Mono
<80 10 00 20 00 40>	// Standard Select: FM-STEREO-RADIO
<80 12 00 00 73 00>	// Loudspeaker Volume 0 dB

#### 3.5.5. Automatic Standard Detection

A detailed software flow diagram is shown in Fig. 3–2 on page 45.

<80	00	80 00>	>	// Softreset
<80	00	00 00>	>	
<80	10	00 30	20 03>	// MODUS-Register: Automatic = on
<80	12	00 08	03 20>	// Source Sel. = (St or A) & Ch. Matr. = St
<80	12	00 0E	24 03>	// FM/AM-Prescale = 24 <sub>hex</sub> , FM-Matrix = Sound A Mono
<80	12	00 10	5A 00>	// NICAM-Prescale = 5A <sub>hex</sub>
<80	10	00 20	00 01>	// Standard Select: Automatic Standard Detection
// Wa	ait til	I STAN	IDARD RE	ESULT contains a value $\leq$ 07FF
// IF	STA	NDAR	D RESUL	T contains 0000
				// do some error handling

// ELSE <80 12 00 00 73 00> // Loudspeaker Volume 0 dB

#### 3.5.6. Software Flow for Interrupt driven STATUS Check


A detailed software flow diagram is shown in Fig. 3–2 on page 45.

If the D\_CTR\_I/O\_1 pin of the MSP 34x0G is connected to an interrupt input pin of the controller, the following interrupt handler can be applied to be automatically called with each status change of the MSP 34x0G. The interrupt handler may adjust the TV display according to the new status information.

Interrupt Handler:

<80 11 02 00 <81 dd dd> // Read STATUS


- // adjust TV display with given status information
- // Return from Interrupt




**Fig. 3–2:** Software flow diagram for a Minimum demodulator setup for a European Multistandard TV set applying the Automatic Sound Select feature

#### 4. Specifications

### 4.1. Outline Dimensions




#### Fig. 4–1: PSDIP64-1: Plastic Shrink Dual In-line Package, 64 leads, 750 mil Ordering code: PP Weight approximately 8.77 g



**PSDIP52-1:** Plastic Shrink Dual In-line Package, **52** leads, 600 mil Ordering code: PO<sup>1)</sup> Weight approximately 5.13 g


<sup>1)</sup> Micronas delivers two types of PSDIP52 packages (-1, -2). The packages have slightly different outline dimensions, but are considered identical. For logistics reasons, the customer **cannot** choose the package to be delivered.



#### Fig. 4–3:


**PSDIP52-2:** Plastic Shrink Dual In-line Package, **52** leads, 600 mil Ordering code: PO<sup>1)</sup> Weight approximately 5.92 g

<sup>1)</sup> Micronas delivers two types of PSDIP52 packages (-1, -2). The packages have slightly different outline dimensions, but are considered identical. For logistics reasons, the customer **cannot** choose the package to be delivered.



#### Fig. 4–4:

**PMQFP80-11:** Plastic Metric Quad Flat Package, **80** leads,  $14 \times 20 \times 2.7$  mm<sup>3</sup>, high standoff Ordering code: QA Weight approximately 1.68 g



#### Fig. 4–5: PMQFP64-2: Plastic Metric Quad Flat Package, 64 leads, $10 \times 10 \times 2 \text{ mm}^3$ Ordering code: QI Weight approximately 0.5 g

#### 4.2. Pin Connections and Short Descriptions

NC = not connected; leave vacant LV = if not used, leave vacant OBL = obligatory; connect as described in circuit diagram DVSS: if not used, connect to DVSS AHVSS: connect to AHVSS

Pin No.		Pin Name Type		Connection	Short Description		
PMQFP 80-11	PMQFP 64-2	PSDIP 64-1	PSDIP 52-1/-2			(if not used)	
1	64	8	_	NC		LV	Not connected
2	1	9	7	I2C_CL	IN/OUT	OBL	l <sup>2</sup> C clock
3	2	10	8	I2C_DA	IN/OUT	OBL	I <sup>2</sup> C data
4	3	11	9	I2S_CL	IN/OUT	LV	I <sup>2</sup> S clock
5	4	12	10	I2S_WS	IN/OUT	LV	I <sup>2</sup> S word strobe
6	5	13	11	I2S_DA_OUT	OUT	LV	I <sup>2</sup> S data output
7	6	14	12	I2S_DA_IN1	IN	LV	I <sup>2</sup> S1 data input
8	7	15	13	ADR_DA	OUT	LV	ADR data output
9	8	16	14	ADR_WS	OUT	LV	ADR word strobe
10	9	17	15	ADR_CL	OUT	LV	ADR clock
11	_	_	_	DVSUP		OBL	Digital power supply 5 V
12	-	-	-	DVSUP		OBL	Digital power supply 5 V
13	10	18	16	DVSUP		OBL	Digital power supply 5 V
14	_	_	_	DVSS		OBL	Digital ground
15	-	-	-	DVSS		OBL	Digital ground
16	11	19	17	DVSS		OBL	Digital ground
17	12	20	18	I2S_DA_IN2	IN	LV	I <sup>2</sup> S2-data input
18	13	21	19	NC		LV	Not connected
19	14	22	_	NC		LV	Not connected
20	15	23	_	NC		LV	Not connected
21	16	24	20	RESETQ	IN	OBL	Power-on-reset
22	-	_	-	NC		LV	Not connected
23	_	_	_	NC		LV	Not connected
24	17	25	21	DACA_R	OUT	LV	Headphone out, right
25	18	26	22	DACA_L	OUT	LV	Headphone out, left
26	19	27	23	VREF2		OBL	Reference ground 2
27	20	28	24	DACM_R	OUT	LV	Loudspeaker out, right

	Pin	No.		Pin Name	Туре	Connection	Short Description
PMQFP 80-11	PMQFP 64-2	PSDIP 64-1	PSDIP 52-1/-2			(if not used)	
28	21	29	25	DACM_L	OUT	LV	Loudspeaker out, left
29	22	30	_	NC		LV	Not connected
30	23	31	26	DACM_SUB	OUT	LV	Subwoofer output
31	24	32	_	NC		LV	Not connected
32	_	_	_	NC		LV	Not connected
33	25	33	27	SC2_OUT_R	OUT	LV	SCART output 2, right
34	26	34	28	SC2_OUT_L	OUT	LV	SCART output 2, left
35	27	35	29	VREF1		OBL	Reference ground 1
36	28	36	30	SC1_OUT_R	OUT	LV	SCART output 1, right
37	29	37	31	SC1_OUT_L	OUT	LV	SCART output 1, left
38	30	38	32	CAPL_A		OBL	Volume capacitor AUX
39	31	39	33	AHVSUP		OBL	Analog power supply 8 V
40	32	40	34	CAPL_M		OBL	Volume capacitor MAIN
41	_	_	_	NC		LV	Not connected
42	_	_	_	NC		LV	Not connected
43	_	_	_	AHVSS		OBL	Analog ground
44	33	41	35	AHVSS		OBL	Analog ground
45	34	42	36	AGNDC		OBL	Analog reference voltage
46	_	_	_	NC		LV or AHVSS	Not connected
47	35	43	_	SC4_IN_L	IN	LV	SCART 4 input, left
48	36	44	_	SC4_IN_R	IN	LV	SCART 4 input, right
49	37	45	_	ASG		AHVSS	Analog Shield Ground
50	38	46	37	SC3_IN_L	IN	LV	SCART 3 input, left
51	39	47	38	SC3_IN_R	IN	LV	SCART 3 input, right
52	40	48	_	ASG		AHVSS	Analog Shield Ground
53	41	49	39	SC2_IN_L	IN	LV	SCART 2 input, left
54	42	50	40	SC2_IN_R	IN	LV	SCART 2 input, right
55	43	51	_	ASG		AHVSS	Analog Shield Ground
56	44	52	41	SC1_IN_L	IN	LV	SCART 1 input, left
57	45	53	42	SC1_IN_R	IN	LV	SCART 1 input, right
58	46	54	43	VREFTOP		OBL	Reference voltage IF A/D converter

	Pin	No.		Pin Name	Туре	Connection	Short Description
PMQFP 80-11	PMQFP 64-2	PSDIP 64-1	PSDIP 52-1/-2			(if not used)	
59		-	-	NC		LV	Not connected
60	47	55	44	MONO_IN	IN	LV	Mono input
61	-	_	-	AVSS		OBL	Analog ground
62	48	56	45	AVSS		OBL	Analog ground
63	-	_	-	NC		LV	Not connected
64	_	_	_	NC		LV	Not connected
65	_	-	-	AVSUP		OBL	Analog power supply 5 V
66	49	57	46	AVSUP		OBL	Analog power supply 5 V
67	50	58	47	ANA_IN1+	IN	LV	IF input 1
68	51	59	48	ANA_IN-	IN	AVSS via 56 pF / LV	IF common (can be left vacant, only if IF input 1 is also not in use)
69	52	60	49	ANA_IN2+	IN	AVSS via 56 pF / LV	IF input 2 (can be left vacant, only if IF input 1 is also not in use)
70	53	61	50	TESTEN	IN	OBL	Test pin
71	54	62	51	XTAL_IN	IN	OBL	Crystal oscillator
72	55	63	52	XTAL_OUT	OUT	OBL	Crystal oscillator
73	56	64	1	TP		LV	Test pin
74	57	1	2	AUD_CL_OUT	OUT	LV	Audio clock output (18.432 MHz)
75	58	2	-	NC		LV	Not connected
76	59	3	-	NC		LV	Not connected
77	60	4	3	D_CTR_I/O_1	IN/OUT	LV	D_CTR_I/O_1
78	61	5	4	D_CTR_I/O_0	IN/OUT	LV	D_CTR_I/O_0
79	62	6	5	ADR_SEL	IN	OBL	I <sup>2</sup> C Bus address select
80	63	7	6	STANDBYQ	IN	OBL	Stand-by (low-active)

#### 4.3. Pin Descriptions

Pin numbers refer to the PMQFP80-11 package.

Pin 1, **NC** – Pin not connected.

Pin 2, **I2C\_CL** –  $I^2C$  Clock Input/Output (Fig. 4–17) Via this pin, the  $I^2C$ -bus clock signal has to be supplied. The signal can be pulled down by the MSP in case of wait conditions.

Pin 3,  $I2C_DA - I^2C$  Data Input/Output (Fig. 4–17) Via this pin, the I<sup>2</sup>C-bus data is written to or read from the MSP.

Pin 4, **I2S\_CL** –  $I^2S$  Clock Input/Output (Fig. 4–18) Clock line for the  $I^2S$  bus. In master mode, this line is driven by the MSP; in slave mode, an external  $I^2S$ clock has to be supplied.

Pin 5, **I2S\_WS** – I<sup>2</sup>S Word Strobe Input/Output (Fig. 4–18)

Word strobe line for the  $I^2S$  bus. In master mode, this line is driven by the MSP; in slave mode, an external  $I^2S$  word strobe has to be supplied.

Pin 6, I2S\_DA\_OUT –  $I^2S$  Data Output (Fig. 4–22) Output of digital serial sound data of the MSP on the  $I^2S$  bus.

Pin 7, **I2S\_DA\_IN1** –  $I^2S$  Data Input 1 (Fig. 4–14) First input of digital serial sound data to the MSP via the  $I^2S$  bus.

Pin 8, **ADR\_DA** – ADR Bus Data Output (Fig. 4–22) Output of digital serial data to the DRP 3510A via the ADR bus.

Pin 9, **ADR\_WS** – ADR Bus Word Strobe Output (Fig. 4–22) Word strobe output for the ADR bus.

Pin 10, **ADR\_CL** – ADR Bus Clock Output (Fig. 4–22) Clock line for the ADR bus.

Pins 11, 12, 13, **DVSUP**\* – Digital Supply Voltage Power supply for the digital circuitry of the MSP. Must be connected to a +5 V or +3.3 V power supply.

Pins 14, 15, 16, **DVSS\*** – Digital Ground Ground connection for the digital circuitry of the MSP.

Pin 17, **I2S\_DA\_IN2** –  $I^2S$  Data Input 2 (Fig. 4–14) Second input of digital serial sound data to the MSP via the  $I^2S$  bus.

Pins 18, 19, 20, **NC** – Pins not connected.

Pin 21, **RESETQ** – Reset Input (Fig. 4–10) In the steady state, high level is required. A low level resets the MSP 34x0G. Pins 22, 23, NC – Pins not connected.

Pins 24, 25, **DACA\_R/L** – Headphone Outputs (Fig. 4–20)

Output of the headphone signal. A 1-nF capacitor to AHVSS must be connected to these pins. The DC offset on these pins depends on the selected headphone volume.

#### Pin 26, VREF2 – Reference Ground 2

Reference analog ground. This pin must be connected separately to ground (AHVSS). VREF2 serves as a clean ground and should be used as the reference for analog connections to the loudspeaker and headphone outputs.

Pins 27, 28, **DACM\_R/L** – Loudspeaker Outputs (Fig. 4–20)

Output of the loudspeaker signal. A 1-nF capacitor to AHVSS must be connected to these pins. The DC offset on these pins depends on the selected loudspeaker volume.

Pin 29, NC – Pin not connected.

Pin 30, **DACM\_SUB** – Subwoofer Output (Fig. 4–20) Output of the subwoofer signal. A 1-nF capacitor to AHVSS must be connected to this pin. Due to the low frequency content of the subwoofer output, the value of the capacitor may be increased for better suppression of high-frequency noise. The DC offset on this pin depends on the selected loudspeaker volume.

Pins 31, 32, **NC** – Pin not connected.

Pins 33, 34, **SC2\_OUT\_R/L** – SCART2 Outputs (Fig. 4–21)

Output of the SCART2 signal. Connections to these pins must use a  $100-\Omega$  series resistor and are intended to be AC-coupled.

Pin 35, VREF1 - Reference Ground 1

Reference analog ground. This pin must be connected separately to ground (AHVSS). VREF1 serves as a clean ground and should be used as the reference for analog connections to the SCART outputs.

Pins 36, 37, **SC1\_OUT\_R/L** – SCART1 Outputs (Fig. 4–21)

Output of the SCART1 signal. Connections to these pins must use a  $100-\Omega$  series resistor and are intended to be AC-coupled.

Pin 38, **CAPL\_A** – Volume Capacitor Headphone (Fig. 4–23)

A 10- $\mu$ F capacitor to AHVSUP must be connected to this pin. It serves as a smoothing filter for headphone volume changes in order to suppress audible plops. The value of the capacitor can be lowered to 1- $\mu$ F if faster response is required. The area encircled by the trace lines should be minimized; keep traces as short as possible. This input is sensitive for magnetic induction.

Pin 39, **AHVSUP\*** – Analog Power Supply High Voltage

Power is supplied via this pin for the analog circuitry of the MSP (except IF input). This pin must be connected to the +8 V supply.

Pin 40, **CAPL\_M** – Volume Capacitor Loudspeaker (Fig. 4–23)

A 10- $\mu$ F capacitor to AHVSUP must be connected to this pin. It serves as a smoothing filter for loudspeaker volume changes in order to suppress audible plops. The value of the capacitor can be lowered to 1  $\mu$ F if faster response is required. The area encircled by the trace lines should be minimized; keep traces as short as possible. This input is sensitive for magnetic induction.

Pins 41, 42, NC - Pins not connected.

Pins 43, 44, **AHVSS\*** – Ground for Analog Power Supply High Voltage Ground connection for the analog circuitry of the MSP (except IF input).

Pin 45, **AGNDC** – Internal Analog Reference Voltage This pin serves as the internal ground connection for the analog circuitry (except IF input). It must be connected to the VREF pins with a  $3.3 \cdot \mu$ F and a 100-nF capacitor in parallel. This pins shows a DC level of typically 3.73 V (with AHVSUP = 8 V).

Pin 46, NC – Pin not connected.

Pins 47, 48, **SC4\_IN\_L/R** – SCART4 Inputs (Fig. 4–13)

The analog input signal for SCART4 is fed to this pin. Analog input connection must be AC-coupled.

Pin 49, **ASG** – Analog Shield Ground Analog ground (AHVSS) should be connected to this pin to reduce cross-coupling between SCART inputs.

Pins 50, 51, **SC3\_IN\_L/R** – SCART3 Inputs (Fig. 4–13)

The analog input signal for SCART3 is fed to this pin. Analog input connection must be AC-coupled.

Pin 52, ASG – Analog Shield Ground

Analog ground (AHVSS) should be connected to this pin to reduce cross-coupling between SCART inputs.

Pins 53, 54, **SC2\_IN\_L/R** – SCART2 Inputs (Fig. 4–13)

The analog input signal for SCART2 is fed to this pin. Analog input connection must be AC-coupled.

Pin 55, **ASG** – Analog Shield Ground Analog ground (AHVSS) should be connected to this pin to reduce cross-coupling between SCART inputs.

Pins 56, 57, **SC1\_IN\_L/R** – SCART1 Inputs (Fig. 4–13) The analog input signal for SCART1 is fed to this pin. Analog input connection must be AC-coupled.

Pin 58, **VREFTOP** – Reference Voltage IF A/D Converter (Fig. 4–15)

Via this pin, the reference voltage for the IF A/D converter is decoupled. It must be connected to AVSS pins with a 10- $\mu$ F and a 100-nF capacitor in parallel. Traces must be kept short.

Pin 59, **NC** – Pin not connected.

Pin 60, **MONO\_IN** – Mono Input (Fig. 4–13) The analog mono input signal is fed to this pin. Analog input connection must be AC-coupled.

Pins 61, 62, **AVSS\*** – Ground for Analog Power Supply Voltage Ground connection for the analog IF input circuitry of the MSP.

Pins 63, 64, NC – Pins not connected.

Pins 65, 66, **AVSUP\*** – Analog Power Supply Voltage Power is supplied via this pin for the analog IF input circuitry of the MSP. This pin must be connected to the +5 V supply.

Pin 67, **ANA\_IN1**+ – IF Input 1 (Fig. 4–15) The analog sound IF signal is supplied to this pin. Inputs must be AC-coupled. This pin is designed as symmetrical input: ANA\_IN1+ is internally connected to one input of a symmetrical op amp, ANA\_IN- to the other.

Pin 68,  $ANA_IN - - IF$  Common (Fig. 4–15) This pins serves as a common reference for ANA\_IN1/ 2+ inputs.

Pin 69, **ANA\_IN2**+ – IF Input 2 (Fig. 4–15)

The analog sound if signal is supplied to this pin. Inputs must be AC-coupled. This pin is designed as symmetrical input: ANA\_IN2+ is internally connected to one input of a symmetrical op amp, ANA\_IN- to the other.

#### Pin 70, TESTEN – Test Enable Pin (Fig. 4–11)

This pin enables factory test modes. For normal operation, it must be connected to ground. Pins 71, 72, **XTAL\_IN, XTAL\_OUT** – Crystal Input and Output Pins (Fig. 4–19)

These pins are connected to an 18.432 MHz crystal oscillator which is digitally tuned by integrated shunt capacitances. An external clock can be fed into XTAL\_IN. The audio clock output signal AUD\_CL\_OUT is derived from the oscillator. External capacitors at each crystal pin to ground (AVSS) are required. It should be verified by layout, that no supply current for the digital circuitry is flowing through the ground connection point.

Pin 73,  $\mathbf{TP}$  – This pin enables factory test modes. For normal operation, it must be left vacant.

Pin 74, **AUD\_CL\_OUT** – Audio Clock Output (Fig. 4–19) This is the 18.432 MHz main clock output.

Pins 75, 76, NC - Pins not connected.

Pins 77, 78, **D\_CTR\_I/O\_1/0** – Digital Control Input/ Output Pins (Fig. 4–18)

General purpose input/output pins. Pin D\_CTR\_I/O\_1 can be used as an interrupt request pin to the controller.

Pin 79, **ADR\_SEL** –  $I^2C$  Bus Address Select (Fig. 4–16)

By means of this pin, one of three device addresses for the MSP can be selected. The pin can be connected to ground ( $I^2C$  device addresses  $80/81_{hex}$ ), to +5 V supply ( $84/85_{hex}$ ), or left open ( $88/89_{hex}$ ).

#### Pin 80, STANDBYQ - Stand-by

In normal operation, this pin must be high. If the MSP 34x0G is switched off by first pulling STANDBYQ low and then (after >1 $\mu$ s delay) switching off DVSUP and AVSUP, but keeping AHVSUP (**'Standby'-mode**), the SCART switches maintain their position and function.

#### \* Application Note:

All ground pins should be connected to one low-resistive ground plane. All supply pins should be connected separately with short and low-resistive lines to the power supply. Decoupling capacitors from DVSUP to DVSS, AVSUP to AVSS, and AHVSUP to AHVSS are recommended as closely as possible to these pins. Decoupling of DVSUP and DVSS is most important. We recommend using more than one capacitor. By choosing different values, the frequency range of active decoupling can be extended. In our application boards we use: 220 pF, 470 pF, 1.5 nF, and 10  $\mu$ F. The capacitor with the lowest value should be placed nearest to the DVSUP and DVSS pins.

The ASG pins should be connected as closely as possible to the MSP ground. If they are lead with the SCART-inputs as shielding lines, they should not be connected to ground at the SCART connector.

### 4.4. Pin Configurations

1	( )	
AUD_CL_OUT	1	64 🛛 ТР
NC D	2	63 XTAL_OUT
NC	3	62 XTAL_IN
D_CTR_I/O_1	4	61 TESTEN
D_CTR_I/O_0	5	60 ANA_IN2+
ADR_SEL	6	59 ] ANA_IN-
STANDBYQ	7	58 ANA_IN+
NC D	8	57 AVSUP
12C_CL	9	56 AVSS
I2C_DA	10	55 MONO_IN
125_CL	11	54 VREFTOP
125_WS	12	53 SC1_IN_R
I2S_DA_OUT	13	52 SC1_IN_L
I2S_DA_IN1	14 <b>(5</b>	51 ASG
ADR_DA	<sup>15</sup> <b>X</b>	50 SC2_IN_R
ADR_WS	<sup>16</sup> <b>7</b>	49 SC2_IN_L
ADR_CL	<sup>17</sup> 0	48 🛛 ASG
DVSUP	14 15 16 17 18 19	47 SC3_IN_R
DVSS	19 🛛	46 SC3_IN_L
I2S_DA_IN2	20	45 🛛 ASG
NC	21	44 SC4_IN_R
NC	22	43 SC4_IN_L
NC	23	42 AGNDC
RESETQ	24	41 AHVSS
DACA_R	25	40 CAPL_M
DACA_L	26	
VREF2	27	38 CAPL_A
DACM_R	28	37 SC1_OUT_L
DACM_L	29	36 SC1_OUT_R
NC	30	35 VREF1
DACM_SUB	31	34 SC2_OUT_L
NC	32	33 SC2_OUT_R

TP	1	$\bigcirc$	52	XTAL_OUT
AUD_CL_OUT	2		51	XTAL_IN
D_CTR_I/O_1	3		50	TESTEN
D_CTR_I/O_0	4		49	ANA_IN2+
ADR_SEL	5		48	ANA_IN-
STANDBYQ	6		47	ANA_IN1+
I2C_CL	7		46	AVSUP
I2C_DA	8		45	AVSS
12S_CL	9		44	MONO_IN
125_WS	10		43	VREFTOP
I2S_DA_OUT	11	G	42	SC1_IN_R
I2S_DA_IN1	12	õ	41	SC1_IN_L
ADR_DA	13	34	40	SC2_IN_R
ADR_WS	14	0	39	SC2_IN_L
ADR_CL	15	SP	38	SC3_IN_R
DVSUP	16	Σ	37	SC3_IN_L
DVSS	17		36	AGNDC
I2S_DA_IN2	18		35	AHVSS
NC	19		34	CAPL_M
RESETQ	20		33	AHVSUP
DACA_R	21		32	CAPL_A
DACA_L	22		31	SC1_OUT_L
VREF2	23		30	SC1_OUT_R
DACM_R	24		29	VREF1
DACM_L	25		28	SC2_OUT_L
DACM_SUB	26		27	SC2_OUT_R

Fig. 4-7: PSDIP52-1/-2 package

Fig. 4-6: PSDIP64-1 package




Fig. 4-8: PMQFP80-11 package




Fig. 4–9: PMQFP64-2 package

# MSP 34x0G

#### 4.5. Pin Circuits




Fig. 4–10: Input Pin: RESETQ




Fig. 4–11: Input Pin TESTEN




Fig. 4–12: Input Pin: MONO\_IN




Fig. 4–13: Input Pins: SC4-1\_IN\_L/R




Fig. 4–14: Input Pins: I2S\_DA\_IN1, I2S\_DA\_IN2, STANDBYQ




Fig. 4–15: Input Pins: VREFTOP, ANA\_IN1+, ANA\_IN-, ANA\_IN2+





Fig. 4–16: Input Pin: ADR\_SEL








Fig. 4–18: Input/Output Pins: I2S\_CL, I2S\_WS, D\_CTR\_I/O\_1, D\_CTR\_I/O\_0




Fig. 4–19: Input/Output Pins: XTAL\_IN, XTAL\_OUT, AUD\_CL\_OUT




Fig. 4–20: Output Pins: DACA\_R/L, DACM\_R/L, DACM\_SUB




Fig. 4–21: Output Pins: SC\_2\_OUT\_R/L, SC\_1\_OUT\_R/L




Fig. 4–22: Output Pins: I2S\_DA\_OUT, ADR\_DA, ADR\_WS, ADR\_CL




Fig. 4-23: Capacitor Pins: CAPL\_A, CAPL\_M

Fig. 4-24: Pin: AGNDC

#### 4.6. Electrical Characteristics

#### Abbreviations:

tbd = to be defined vacant = not applicable positive current values mean current flowing into the chip

#### 4.6.1. Absolute Maximum Ratings

Stresses beyond those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these conditions is not implied. Exposure to absolut maximum rating conditions for extended periods will affect device reliability.

All voltages listed are referenced to ground (0 V,  $V_{\mbox{SS}}$  ), except where noted.

All grounds must be externally connected low ohmic.

This device contains circuitry to protect the inputs and outputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than absolut maximum-rated voltages to this high-impedance circuit.

Table 4-1: Absolute Maximum Ratings

		Limit V	Unit	
		Min.	Max.	
Ambient Operating Temperature PSDIP64-1 PSDIP52-1/-2 PMQFP80-11 PMQFP64-2	_	0	70 70 70 65	°C
Case Operating Temperature PSDIP64-1 PSDIP52-1/-2 PMQFP80-11 PMQFP64-2	_	0	85 90 95 100	°C
Storage Temperature	-	-40	125	°C
Maximum Power Dissipation PSDIP64-1 PSDIP52-1/-2 PMQFP80-11 PMQFP64-2			1300 1200 1000 930	mW mW mW mW
Supply Voltage 1	AHVSUP	-0.3	9.0	V
Supply Voltage 2	DVSUP	-0.3	6.0	V
Supply Voltage 3	AVSUP	-0.3	6.0	V
Input Voltage, all Digital Inputs		-0.3	V <sub>SUP2</sub> +0.3	V
Input Current, all Digital Pins	_	-20	+20	mA
	PSDIP64-1 PSDIP52-1/-2 PMQFP80-11 PMQFP64-2 Case Operating Temperature PSDIP64-1 PSDIP52-1/-2 PMQFP80-11 PMQFP64-2 Storage Temperature Maximum Power Dissipation PSDIP64-1 PSDIP52-1/-2 PMQFP80-11 PMQFP80-11 PMQFP64-2 Supply Voltage 1 Supply Voltage 1 Supply Voltage 2 Supply Voltage 3 Input Voltage, all Digital Inputs Input Current, all Digital Pins	PSDIP64-1PSDIP52-1/-2PMQFP80-11PMQFP64-2Case Operating Temperature PSDIP64-1-PSDIP52-1/-2-PMQFP80-11PMQFP64-2Storage Temperature-Maximum Power Dissipation PSDIP64-1-PSDIP52-1/-2-PMQFP80-11 PMQFP64-2AHVSUPSupply Voltage 1AHVSUPSupply Voltage 2DVSUPSupply Voltage 3AVSUPInput Voltage, all Digital Inputs-	Ambient Operating Temperature PSDIP64-1 PSDIP52-1/-2 PMQFP80-11 PMQFP64-2-0Case Operating Temperature PSDIP52-1/-2 PMQFP80-11 PMQFP64-2-0Storage Temperature PSDIP52-1/-2 PMQFP80-11 PMQFP64-240Maximum Power Dissipation PSDIP52-1/-2 PMQFP80-11 PSDIP52-1/-2 PMQFP80-11 PSDIP52-1/-240Maximum Power Dissipation PSDIP64-1 PSDIP52-1/-2 PMQFP80-11 PMQFP64-2Supply Voltage 1AHVSUP-0.30.3Supply Voltage 2DVSUP-0.30.3Input Voltage, all Digital Inputs20-	Ambient Operating Temperature PSDIP64-1 PMQFP80-11 PMQFP64-2-070PMQFP80-11 PMQFP64-2-070Case Operating Temperature PSDIP52-1/-2 PMQFP80-11 PMQFP64-2-085Storage Temperature PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 PSDIP64-1 

<sup>1)</sup> Measured on standard board according to JESD 51 Standard with maximum power consumption allowed for this package.

Symbol	Parameter	Pin Name	Limit Values		Unit
			Min.	Max.	
V <sub>lana</sub>	Input Voltage, all Analog Inputs	SCn_IN_s, <sup>1)</sup> MONO_IN	-0.3	V <sub>SUP1</sub> +0.3	V
l <sub>lana</sub>	Input Current, all Analog Inputs	SCn_IN_s, <sup>1)</sup> MONO_IN	-5	+5	mA
I <sub>Oana</sub>	Output Current, all SCART Outputs	SCn_OUT_s <sup>1)</sup>	2)	2)	
I <sub>Oana</sub>	Output Current, all Analog Outputs except SCART Outputs	DACp_s <sup>1)</sup>	2)	2)	
I <sub>Cana</sub>	Output Current, other pins connected to capacitors	CAPL_p, <sup>1)</sup> AGNDC	2)	2)	
	"1", "2", "3", or "4", "s" means "L" or g outputs are short-circuit proof with re			und.	

#### 4.6.2. Recommended Operating Conditions

Functional operation of the device beyond those indicated in the "Recommended Operating Conditions/Characteristics" is not implied and will result in unpredictable behaviour of the device and may result in device destruction.

All voltages listed are referenced to ground ( $V_{SS} = 0 V$ ) except where noted.

All grounds must be externally connected low ohmic.

Do not insert the device into a live socket. Instead, apply power by switching on the external power supply. For power-up/-down sequences, see the instructions in Section 4.6.3.3. of this document.

### 4.6.2.1. General Recommended Operating Conditions

Symbol	Parameter	Pin Name	L	Limit Values		
			Min.	Тур.	Max.	
T <sub>A</sub>	Ambient Operating Temperature PSDIP64-1 PSDIP52-1/-2 PMQFP80-11 PMQFP64-2	_			1) 70 70 70 65	°C
Τ <sub>C</sub>	Case Operating Temperature PSDIP64-1 PSDIP52-1/-2 PMQFP80-11 PMQFP64-2	_			85 90 95 100	°C
V <sub>SUP1</sub>	Supply Voltage 1 (AHVSUP = 8 V)	AHVSUP	7.6	8.0	8.7	V
	Supply Voltage 1 (AHVSUP = 5 V)		4.75	5.0	5.25	V
V <sub>SUP2</sub>	Supply Voltage 2 (DVSUP = 5 V)	DVSUP	4.75	5.0	5.25	V
	Supply Voltage 2 (DVSUP = 3.3 V)		3.15	3.3	3.45	V
V <sub>SUP3</sub>	Supply Voltage 3	AVSUP	4.75	5.0	5.25	V
t <sub>STBYQ1</sub>	STANDBYQ Setup Time before Turn-off of Second Supply Voltage	STANDBYQ, DVSUP	1			μs
	optimized board layout is recommended ed Operating Conditions must not be exc					

### 4.6.2.2. Analog Input and Output Recommendations

Symbol	Parameter	Pin Name	Limit Values			Unit
			Min.	Тур.	Max.	
C <sub>AGNDC</sub>	AGNDC-Filter-Capacitor	AGNDC	-20%	3.3		μF
	Ceramic Capacitor in Parallel		-20%	100		nF
C <sub>inSC</sub>	DC-Decoupling Capacitor in front of SCART Inputs	SCn_IN_s <sup>1)</sup>	-20%	330		nF
V <sub>inSC</sub>	SCART Input Level				2.0	V <sub>RMS</sub>
V <sub>inMONO</sub>	Input Level, Mono Input	MONO_IN			2.0	V <sub>RMS</sub>
R <sub>LSC</sub>	SCART Load Resistance	SCn_OUT_s <sup>1)</sup>	10			kΩ
C <sub>LSC</sub>	SCART Load Capacitance				6.0	nF
C <sub>VMA</sub>	Main/AUX Volume Capacitor	CAPL_p		10		μF
C <sub>FMA</sub>	Main/AUX Filter Capacitor	DACp_s <sup>1)</sup>	-10%	1	+10%	nF
<sup>1)</sup> "n" means	"1", "2", "3", or "4", "s" means "L" or "R",	"p" means "M" or "A	"	•	•	

## 4.6.2.3. Recommendations for Analog Sound IF Input Signal

Symbol	Parameter	Pin Name	L	Limit Values		
			Min.	Тур.	Max.	
C <sub>VREFTOP</sub>	VREFTOP-Filter-Capacitor	VREFTOP	-20%	10		μF
	Ceramic Capacitor in Parallel		-20%	100		nF
F <sub>IF_FMTV</sub>	Analog Input Frequency Range for TV Applications	ANA_IN1+, ANA_IN2+,	0		9	MHz
F <sub>IF_FMRADIO</sub>	Analog Input Frequency for FM-Radio Applications	ANA_IN–		10.7		MHz
V <sub>IF_FM</sub>	Analog Input Range FM/NICAM		0.1	0.8	3	V <sub>pp</sub>
V <sub>IF_AM</sub>	Analog Input Range AM/NICAM		0.1	0.45	0.8	V <sub>pp</sub>
R <sub>FMNI</sub>	Ratio: NICAM Carrier/FM Carrier (unmodulated carriers) BG: I:		-20 -23	-7 -10	0 0	dB dB
R <sub>AMNI</sub>	Ratio: NICAM Carrier/AM Carrier (unmodulated carriers)		-25	-11	0	dB
R <sub>FM</sub>	Ratio: FM-Main/FM-Sub Satellite			7		dB
R <sub>FM1/FM2</sub>	Ratio: FM1/FM2 German FM-System			7		dB
R <sub>FC</sub>	Ratio: Main FM Carrier/ Color Carrier		15	_	_	dB
R <sub>FV</sub>	Ratio: Main FM Carrier/ Luma Components		15	-	-	dB
PR <sub>IF</sub>	Passband Ripple		_	_	±2	dB
SUP <sub>HF</sub>	Suppression of Spectrum above 9.0 MHz (not for FM Radio)		15		_	dB
FM <sub>MAX</sub>	Maximum FM-Deviation (approx.) normal mode HDEV2: high deviation mode HDEV3: very high deviation mode				±180 ±360 ±540	kHz kHz kHz

### 4.6.2.4. Crystal Recommendations

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit
General Cry	ystal Recommendations					
f <sub>P</sub>	Crystal Parallel Resonance Fre- quency at 12 pF Load Capacitance			18.432		MHz
R <sub>R</sub>	Crystal Series Resistance			8	25	Ω
C <sub>0</sub>	Crystal Shunt (Parallel) Capacitance			6.2	7.0	pF
CL	External Load Capacitance <sup>1)</sup>	XTAL_IN, XTAL_OUT	PSDIP PMQFP	approx. approx.		pF pF
Crystal Rec	commendations for Master-Slave Appl	ications (MSP-clock	must perfor	m synchro	nization to	I <sup>2</sup> S clock)
f <sub>TOL</sub>	Accuracy of Adjustment		-20		+20	ppm
D <sub>TEM</sub>	Frequency Variation versus Temperature		-20		+20	ppm
C <sub>1</sub>	Motional (Dynamic) Capacitance		19	24		fF
f <sub>CL</sub>	Required Open Loop Clock Frequency (T <sub>amb</sub> = 25 °C)	AUD_CL_OUT	18.431		18.433	MHz
Crystal Rec	commendations for FM / NICAM Applic	ations (No MSP-cloc	k synchroni	zation to l <sup>2</sup>	<sup>2</sup> S clock po	ssible)
f <sub>TOL</sub>	Accuracy of Adjustment		-30		+30	ppm
D <sub>TEM</sub>	Frequency Variation versus Temperature		-30		+30	ppm
C <sub>1</sub>	Motional (Dynamic) Capacitance		15			fF
f <sub>CL</sub>	Required Open Loop Clock Frequency (T <sub>amb</sub> = 25 °C)	AUD_CL_OUT	18.4305		18.4335	MHz
Crystal Rec	commendations for all analog FM/AM A	pplications (No MSP	-clock sync	hronization	to I <sup>2</sup> S cloc	k possible)
f <sub>TOL</sub>	Accuracy of Adjustment		-100		+100	ppm
D <sub>TEM</sub>	Frequency Variation versus Temperature		-50		+50	ppm
f <sub>CL</sub>	Required Open Loop Clock Frequency (T <sub>amb</sub> = 25 °C)	AUD_CL_OUT	18.429		18.435	MHz
Amplitude	Recommendation for Operation with E	xternal Clock Inpu	<b>t</b> (C <sub>load</sub> aft	er reset ty	/p. 22 pF)	
V <sub>XCA</sub>	External Clock Amplitude	XTAL_IN	0.7			V <sub>pp</sub>
quency of <u>accurate c</u> figures ba	capacitors at each crystal pin to ground a the internal PLL and to stabilize the freq capacitor value should be determined with sed on experience and should serve as '	uency in closed-loop <u>n the customer PCB</u> . 'start value".	operation The sugg	i. Due to o ested valu	different la ues (1.53	youts, <u>the</u> 3.3 pF) ar
the freque	the capacitor value, reset the MSP. After ency at AUD_CL_OUT-pin. Change the c Hz as closely as possible. The higher the	apacitor value until t	he free rur	nning freq	uency ma	

**Note:** To minimize adjustment tolerances for all MSP-generations, it is strongly recommended to use the so-called MSP-XTAL-REF ICs (available in all packages) for the capacitor adjustment.

### 4.6.3. Characteristics

For Min./Max. values:	at $T_A = 0$ to 70 °C, $f_{CLOCK} = 18.432$ MHz $V_{SUP1} = 7.6$ to 8.7 V (4.75 to 5.25 V if $V_{SUP1} = 5$ V) $V_{SUP2} = 4.75$ to 5.25 V (3.15 to 3.45 V if $V_{SUP2} = 3.3$ V) $V_{SUP3} = 4.75$ to 5.2 V
For typical values:	at $T_A = 60 \ ^{\circ}C$ , $f_{CLOCK} = 18.432 \text{ MHz}$ $V_{SUP1} = 8 \text{ V} (5 \text{ V if noted})$ $V_{SUP2} = 5 \text{ V} (3.3 \text{ V if noted})$ $V_{SUP3} = 5 \text{ V}$

 $T_J = Junction Temperature$ 

MAIN (M) = Loudspeaker Channel, AUX (A) = Headphone Channel

### 4.6.3.1. General Characteristics


Symbol	Parameter	Pin Name	Limit Values		es	Unit	Test Conditions
			Min.	Тур.	Max.		
Supply							
I <sub>SUP1A</sub>	First Supply Current (active) (AHVSUP = 8 V)	AHVSUP		17 11	25 16	mA mA	Vol. Main and Aux = 0 dB Vol. Main and Aux = -30dB
	First Supply Current (active) (AHVSUP = 5 V)			11 8	17 11	mA mA	Vol. Main and Aux = 0 dB Vol. Main and Aux = -30 dB
I <sub>SUP2A</sub>	Second Supply Current (active) (DVSUP = 5 V)	DVSUP		55	70	mA	
	Second Supply Current (active) (DVSUP = 3.3 V)	_		55	70	mA	
I <sub>SUP3A</sub>	Third Supply Current (active)	AVSUP		30	38	mA	
I <sub>SUP1S</sub>	First Supply Current (AHVSUP = 8 V)	AHVSUP		5.6	7.7	mA	STANDBYQ = low
	First Supply Current (AHVSUP = 5 V)			3.7	5.1	mA	
Clock							
f <sub>CLOCK</sub>	Clock Input Frequency	XTAL_IN		18.432		MHz	
D <sub>CLOCK</sub>	Clock High to Low Ratio		45		55	%	
t <sub>JITTER</sub>	Clock Jitter (Verification not provided in Production Test)				50	ps	
V <sub>xtalDC</sub>	DC-Voltage Oscillator			2.5		V	
t <sub>Startup</sub>	Oscillator Startup Time at VDD Slew-rate of 1 V/1 μs	XTAL_IN, XTAL_OUT		0.4	2	ms	
V <sub>ACLKAC</sub>	Audio Clock Output AC Voltage	AUD_CL_OUT	1.2	1.8		V <sub>pp</sub>	load = 40 pF
V <sub>ACLKDC</sub>	Audio Clock Output DC Voltage		0.4		0.6	V <sub>SUP3</sub>	$I_{max} = 0.2 \text{ mA}$
r <sub>outHF_ACL</sub>	HF Output Resistance	7		140		Ω	

## 4.6.3.2. Digital Inputs, Digital Outputs

Symbol	Parameter	Pin Name	L	Limit Values		Unit	Test Conditions
			Min.	Тур.	Max.		
Digital Input	t Levels						
V <sub>DIGIL</sub>	Digital Input Low Voltage	STANDBYQ			0.2	V <sub>SUP2</sub>	
V <sub>DIGIH</sub>	Digital Input High Voltage	D_CTR_I/O_0/1	0.5			V <sub>SUP2</sub>	
Z <sub>DIGI</sub>	Input Impedance				5	pF	
I <sub>DLEAK</sub>	Digital Input Leakage Current		-1		1	μΑ	0 V < U <sub>INPUT</sub> < DVSUP D_CTR_I/O_0/1: tri-state
V <sub>DIGIL</sub>	Digital Input Low Voltage	ADR_SEL			0.2	V <sub>SUP2</sub>	
V <sub>DIGIH</sub>	Digital Input High Voltage		0.8			V <sub>SUP2</sub>	
IADRSEL	Input Current Address Select Pin		-500	-220		μA	U <sub>ADR_SEL</sub> = DVSS
				220	500	μA	U <sub>ADR_SEL</sub> = DVSUP
Digital Outp	ut Levels						
V <sub>DCTROL</sub>	Digital Output Low Voltage	D_CTR_I/O_0 D_CTR_I/O_1			0.4	V	IDDCTR = 1 mA
V <sub>DCTROH</sub>	Digital Output High Voltage		V <sub>SUP2</sub> -0.3			V	IDDCTR = -1 mA

#### 4.6.3.3. Reset Input and Power-Up

1	Symbol	Parameter	Pin Name	Limit Values			Unit	Test Conditions	
				Min.	Тур.	Max.			
	RESETQ Input Levels								
,	V <sub>RHL</sub>	Reset High-Low Transition Voltage	RESETQ	0.3		0.4	V <sub>SUP2</sub>		
,	V <sub>RLH</sub>	Reset Low-High Transition Voltage			0.45		V <sub>SUP2</sub>		
	Z <sub>RES</sub>	Input Capacitance				5	pF		
	RES	Input High Current				20	μA	U <sub>RESETQ</sub> = DVSUP	



## 4.6.3.4. I<sup>2</sup>C-Bus Characteristics

Symbol	Parameter	Pin Name	Limit Values		Unit	Test Conditions	
			Min.	Тур.	Max.		
V <sub>I2CIL</sub>	I <sup>2</sup> C-Bus Input Low Voltage	12C_CL,			0.3	V <sub>SUP2</sub>	
V <sub>I2CIH</sub>	I <sup>2</sup> C-Bus Input High Voltage	I2C_DA	0.6			V <sub>SUP2</sub>	
t <sub>I2C1</sub>	I <sup>2</sup> C Start Condition Setup Time		120			ns	
t <sub>I2C2</sub>	I <sup>2</sup> C Stop Condition Setup Time		120			ns	
t <sub>I2C5</sub>	I <sup>2</sup> C-Data Setup Time before Rising Edge of Clock		55			ns	
t <sub>I2C6</sub>	I <sup>2</sup> C-Data Hold Time after Falling Edge of Clock		55			ns	
t <sub>I2C3</sub>	I <sup>2</sup> C-Clock Low Pulse Time	I2C_CL	500			ns	
t <sub>I2C4</sub>	I <sup>2</sup> C-Clock High Pulse Time		500			ns	
f <sub>I2C</sub>	I <sup>2</sup> C-BUS Frequency				1.0	MHz	
V <sub>I2COL</sub>	I <sup>2</sup> C-Data Output Low Voltage	12C_CL,			0.4	V	I <sub>I2COL</sub> = 3 mA
I <sub>I2COH</sub>	I <sup>2</sup> C-Data Output High Leakage Current	– I2C_DA			1.0	μΑ	V <sub>I2COH</sub> = 5 V
t <sub>I2COL1</sub>	I <sup>2</sup> C-Data Output Hold Time after Falling Edge of Clock		15			ns	
t <sub>I2COL2</sub>	I <sup>2</sup> C-Data Output Setup Time before Rising Edge of Clock		100			ns	f <sub>I2C</sub> = 1 MHz







Fig. 4–26: I<sup>2</sup>C bus timing diagram

## 4.6.3.5. I<sup>2</sup>S-Bus Characteristics

Symbol	Parameter	Pin Name	Limit Values			Unit	Test Conditions
			Min.	Тур.	Max.		
V <sub>I2SIL</sub>	Input Low Voltage	I2S_DA_IN1/2			0.2	V <sub>SUP2</sub>	
V <sub>I2SIH</sub>	Input High Voltage	I2S_CL I2S_WS	0.5			V <sub>SUP2</sub>	
Z <sub>I2SI</sub>	Input Impedance				5	pF	
I <sub>LEAKI2S</sub>	Input Leakage Current		-1		1	μA	0 V < U <sub>INPUT</sub> < DVSUP
V <sub>I2SOL</sub>	I <sup>2</sup> S Output Low Voltage	I2S_CL			0.4	V	I <sub>I2SOL</sub> = 1 mA
V <sub>I2SOH</sub>	I <sup>2</sup> S Output High Voltage	I2S_WS I2S_DA_OUT	V <sub>SUP2</sub> - 0.3			V	$I_{I2SOH} = -1 \text{ mA}$
f <sub>I2SOWS</sub>	I <sup>2</sup> S-Word Strobe Output Frequency	I2S_WS		32.0		kHz	
f <sub>I2SOCL</sub>	I <sup>2</sup> S-Clock Output Frequency	I2S_CL		1.024 2.048		MHz MHz	I2S_CONFIG[0] = 0 I2S_CONFIG[0] = 1
R <sub>I2S10/I2S20</sub>	I <sup>2</sup> S-Clock Output High/Low-Ratio		0.9	1.0	1.1		
t <sub>s_I2S</sub>	I <sup>2</sup> S Input Setup Time before Rising Edge of Clock	I2S_CL I2S_DA_IN1/2	12			ns	for details see Fig. 4–27 "I2S bus timing diagram"
t <sub>h_I2S</sub>	I <sup>2</sup> S Input Hold Time after Rising Edge of Clock		40			ns	
t <sub>d_I2S</sub>	I <sup>2</sup> S Output Delay Time after Falling Edge of Clock	I2S_CL I2S_WS I2S_DA_OUT			28	ns	C <sub>L</sub> = 30 pF
f <sub>I2SWS</sub>	I <sup>2</sup> S-Word Strobe Input Frequency	I2S_WS		32.0		kHz	
f <sub>I2SCL</sub>	I <sup>2</sup> S-Clock Input Frequency	I2S_CL		1.024	2.048	MHz	
R <sub>I2SCL</sub>	I <sup>2</sup> S-Clock Input High/Low Ratio		0.9		1.1		







Data: MSB first, I<sup>2</sup>S slave




Fig. 4–27: I<sup>2</sup>S bus timing diagram

Detail A,B

I2S\_DA\_OUT

# 4.6.3.6. Analog Baseband Inputs and Outputs, AGNDC

Symbol	Parameter	Pin Name	1	Limit Valu	les	Unit	Test Conditions
			Min.	Тур.	Max.		
Analog Gro	und						-
V <sub>AGNDC0</sub>	AGNDC Open Circuit Voltage (AHVSUP =8 V)	AGNDC		3.77		V	$R_{load} \ge 10 M\Omega$
	AGNDC Open Circuit Voltage (AHVSUP = 5 V)			2.51		V	
R <sub>outAGN</sub>	AGNDC Output Resistance (AHVSUP = 8 V)		70	125	180	kΩ	$3 V \le V_{AGNDC} \le 4 V$
	AGNDC Output Resistance (AHVSUP = 5 V)		47	83	120	kΩ	
Analog Inpu	ut Resistance						
R <sub>inSC</sub>	SCART Input Resistance from $T_A = 0$ to 70 °C	SCn_IN_s <sup>1)</sup>	25	40	58	kΩ	$f_{signal} = 1 \text{ kHz}, I = 0.05 \text{ mA}$
R <sub>inMONO</sub>	MONO Input Resistance from $T_A = 0$ to 70 °C	MONO_IN	15	24	35	kΩ	f <sub>signal</sub> = 1 kHz, I = 0.1 mA
Audio Analo	og-to-Digital-Converter						
V <sub>AICL</sub>	Analog Input Clipping Level for Analog-to-Digital- Conversion (AHVSUP = 8 V)	SCn_IN_s, <sup>1)</sup> MONO_IN	2.00		2.25	V <sub>RMS</sub>	f <sub>signal</sub> = 1 kHz
	Analog Input Clipping Level for Analog-to-Digital- Conversion (AHVSUP = 5 V)		1.13		1.51	V <sub>RMS</sub>	_
SCART Out	puts		•		•		
R <sub>outSC</sub>	SCART Output Resistance	SCn_OUT_s <sup>1)</sup>	200 200	330	460 500	Ω Ω	$f_{signal} = 1 \text{ kHz}, I = 0.1 \text{ mA}$ $T_j = 27 \text{ °C}$ $T_A = 0 \text{ to } 70 \text{ °C}$
dV <sub>OUTSC</sub>	Deviation of DC-Level at SCART Output from AGNDC Voltage		-70		+70	mV	
A <sub>SCtoSC</sub>	Gain from Analog Input to SCART Output	SCn_IN_s, <sup>1)</sup> MONO_IN	-1.0		+0.5	dB	f <sub>signal</sub> = 1 kHz
f <sub>rSCtoSC</sub>	Frequency Response from Analog Input to SCART Output	→ SCn_OUT_s <sup>1)</sup>	-0.5		+0.5	dB	with resp. to 1 kHz Bandwidth: 0 to 20000 Hz
V <sub>outSC</sub>	Signal Level at SCART Output (AHVSUP = 8 V)	SCn_OUT_s <sup>1)</sup>	1.8	1.9	2.0	V <sub>RMS</sub>	$f_{signal} = 1 \text{ kHz}$ Volume 0 dB
	Signal Level at SCART Output (AHVSUP = 5V)		1.17	1.27	1.37	V <sub>RMS</sub>	<ul> <li>Full Scale input from I<sup>2</sup>S</li> </ul>

Symbol	Parameter	Pin Name	L	.imit Valu	ies	Unit	Test Conditions	
			Min.	Тур.	Max.			
Main and Al	UX Outputs							
R <sub>outMA</sub>	Main/AUX Output Resistance	DACp_s <sup>1)</sup>	2.1 2.1	3.3	4.6 5.0	kΩ kΩ	$ \begin{array}{l} f_{signal} = 1 \text{ kHz, } I = 0.1 \text{ mA} \\ T_{j} = 27 \ ^{\circ}\text{C} \\ T_{A} = 0 \text{ to } 70 \ ^{\circ}\text{C} \end{array} $	
VoutDCMA	DC-Level at Main/AUX-Output (AHVSUP = 8 V)		1.80	2.04 61	2.28	V mV	Volume 0 dB Volume –30 dB	
	DC-Level at Main/AUX-Output (AHVSUP = 5 V)		1.12	1.36 40	1.60	V mV	Volume 0 dB Volume –30 dB	
V <sub>outMA</sub>	Signal Level at Main/AUX-Output (AHVSUP = 8 V)		1.23	1.37	1.51	V <sub>RMS</sub>	f <sub>signal</sub> = 1 kHz Volume 0 dB	
	Signal Level at Main/AUX-Output (AHVSUP = 5 V)		0.76	0.90	1.04	V <sub>RMS</sub>	<ul> <li>Full scale input from I<sup>2</sup>S</li> </ul>	
<sup>1)</sup> "s" means	s "L" or "R"; "p" means "M" or "A"		•	•	•	•		

# 4.6.3.7. Sound IF Inputs

Symbol	Parameter	Pin Name	L	imit Value	es	Unit	Test Conditions
			Min.	Тур.	Max.		
R <sub>IFIN</sub>	Input Impedance	ANA_IN1+, ANA_IN2+, ANA_IN-	1.5 6.8	2 9.1	2.5 11.4	kΩ kΩ	Gain AGC = 20 dB Gain AGC = 3 dB
DC <sub>VREFTOP</sub>	DC Voltage at VREFTOP	VREFTOP	2.45	2.65	2.75	V	
DC <sub>ANA_IN</sub>	DC Voltage on IF Inputs	ANA_IN1+, ANA_IN2+, ANA_IN-	1.3	1.5	1.7	V	
XTALK <sub>IF</sub>	Crosstalk Attenuation	ANA_IN1+,	40			dB	f <sub>signal</sub> = 1 MHz
BW <sub>IF</sub>	3 dB Bandwidth	ANA_IN2+, ANA_IN-	10			MHz	Input Level = -2 dBr
AGC	AGC Step Width			0.85		dB	

# 4.6.3.8. Power Supply Rejection

Symbol	Parameter	Pin Name	L	imit Valu	es	Unit	Test Conditions			
			Min.	Тур.	Max.					
PSRR: Rejec	PSRR: Rejection of Noise on AHVSUP at 1 kHz									
PSRR	AGNDC	AGNDC		80		dB				
	From Analog Input to I <sup>2</sup> S Output	MONO_IN, SCn_IN_s <sup>1)</sup>		70		dB				
	From Analog Input to SCART Output	MONO_IN, SCn_IN_s <sup>1)</sup> SCn_OUT_s <sup>1)</sup>		70		dB				
	From I <sup>2</sup> S Input to SCART Output	SCn_OUT_s <sup>1)</sup>		60		dB				
	From I <sup>2</sup> S Input to MAIN or AUX Output	DACp_s <sup>1)</sup>		80		dB				
<sup>1)</sup> "n" means	"1", "2", "3", or "4"; "s" means "L" or	"R"; "p" means "N	/I" or "A"	•	•		<u>.</u>			

# 4.6.3.9. Analog Performance

Symbol	Parameter	Pin Name	1	Limit Valu	es	Unit	Test Conditions	
			Min.	Тур.	Max.			
Specificatio	ons for AHVSUP = 8 V							
SNR	Dynamic Range and Signal-to-Noise Ratio							
	from Analog Input to I <sup>2</sup> S Output	MONO_IN, SCn_IN_s <sup>1)</sup>	88	93		dB	Input Level = -20 dB wit resp. to V <sub>AICL</sub> , f <sub>sig</sub> = 1 kH A-weighted 20 Hz16 kHz	
	from Analog Input to SCART Output	$\begin{array}{c} \text{MONO\_IN,}\\ \text{SCn\_IN\_s}^{1)}\\ \\ \text{SCn\_OUT\_s}^{1)} \end{array}$	93	96		dB	Input Level = -20 dB, f <sub>sig</sub> = 1 kHz, A-weighted 20 Hz20 kHz	
	from I <sup>2</sup> S Input to SCART Output	SCn_OUT_s <sup>1)</sup>	88	93		dB	Input Level = -20 dB, f <sub>sig</sub> = 1 kHz, A-weighted 20 Hz16 kHz	
	from I <sup>2</sup> S Input to Main/AUX-Output for Analog Volume at 0 dB for Analog Volume at –30 dB	DACp_s <sup>1)</sup>	88 81	93 86		dB dB	Input Level = -20 dB, f <sub>sig</sub> = 1 kHz, A-weighted 20 Hz16 kHz	
THD	Total Harmonic Distortion							
	from Analog Input to I <sup>2</sup> S Output	MONO_IN, SCn_IN_s <sup>†)</sup>		0.008	0.03	%	Input Level = -3 dBr wit resp. to V <sub>AICL</sub> , f <sub>sig</sub> = 1 kH unweighted 20 Hz16 kHz	
	from Analog Input to SCART Output	$\begin{array}{c} \text{MONO\_IN,} \\ \text{SCn\_IN\_s} \\ \rightarrow \\ \text{SCn\_OUT\_s}^{1)} \end{array}$		0.008	0.03	%	Input Level = -3 dBr, f <sub>sig</sub> = 1 kHz, unweighted 20 Hz20 kHz	
	from I <sup>2</sup> S Input to SCART Output	SCn_OUT_s <sup>1)</sup>		0.008	0.03	%	Input Level = -3 dBr, f <sub>sig</sub> = 1 kHz, unweighted 20 Hz16 kHz	
	from I <sup>2</sup> S Input to Main or AUX Output	DACp_s <sup>1)</sup>		0.008	0.03	%	Input Level = $-3 \text{ dBr}$ , f <sub>sig</sub> = 1 kHz, unweighted 20 Hz16 kHz	

Symbol	Parameter	Pin Name	I	imit Valu	ies	Unit	Test Conditions	
			Min.	Тур.	Max.			
Specificatio	ons for AHVSUP = 5 V							
SNR	Dynamic Range and Signal-to-Noise Ratio							
	from Analog Input to I <sup>2</sup> S Output	MONO_IN, SCn_IN_s <sup>†)</sup>	85	90		dB	Input Level = -20 dB wit resp. to V <sub>AICL</sub> , f <sub>sig</sub> = 1 kH A-weighted 20 Hz16 kHz	
	from Analog Input to SCART Output	$\begin{array}{c} \text{MONO\_IN,} \\ \text{SCn\_IN\_s}^{1)} \\  \\ \text{SCn\_OUT\_s}^{1)} \end{array}$	90	93		dB	Input Level = -20 dB, f <sub>sig</sub> = 1 kHz, A-weighted 20 Hz20 kHz	
	from I <sup>2</sup> S Input to SCART Output	SCn_OUT_s <sup>1)</sup>	85	90		dB	Input Level = -20 dB, f <sub>sig</sub> = 1 kHz, A-weighted 20 Hz16 kHz	
	from I <sup>2</sup> S Input to Main/AUX-Output for Analog Volume at 0 dB for Analog Volume at –30 dB	DACp_s <sup>1)</sup>	85 78	90 83		dB dB	Input Level = -20 dB, f <sub>sig</sub> = 1 kHz, A-weighted 20 Hz16 kHz	
THD	Total Harmonic Distortion							
	from Analog Input to I <sup>2</sup> S Output	MONO_IN, SCn_IN_s <sup>1)</sup>		0.03	0.1	%	Input Level = -3 dBr wit resp. to V <sub>AICL</sub> , f <sub>sig</sub> = 1 kł unweighted 20 Hz16 kHz	
	from Analog Input to SCART Output	$\begin{array}{c} \text{MONO\_IN,} \\ \text{SCn\_IN\_s} \\ \rightarrow \\ \text{SCn\_OUT\_s}^{1)} \end{array}$			0.1	%	Input Level = -3 dBr, f <sub>sig</sub> = 1 kHz, unweighted 20 Hz20 kHz	
	from I <sup>2</sup> S Input to SCART Output	SCn_OUT_s <sup>1)</sup>			0.1	%	Input Level = -3 dBr, f <sub>sig</sub> = 1 kHz, unweighted 20 Hz16 kHz	
	from I <sup>2</sup> S Input to Main or AUX Output	DACp_s <sup>1)</sup>			0.1	%	Input Level = -3 dBr, f <sub>sig</sub> = 1 kHz, unweighted 20 Hz16 kHz	

# MSP 34x0G

Symbol	Parameter Pir	n Name	L	_imit Valu	ies	Unit	Test Conditions
			Min.	Тур.	Max.		
CROSSTAL	K Specifications						
XTALK	Crosstalk Attenuation						Input Level = $-3 \text{ dB}$ , f <sub>sig</sub> = 1 kHz, unused analog inputs connected to ground by Z < 1 k $\Omega$
	between left and right channel within SCART Input/Output pair (L $\rightarrow$ R, R $\rightarrow$ L)						unweighted 20 Hz20 kHz
	$\text{SCn}_\text{IN} \rightarrow \text{SCn}_\text{OUT}^{1)}$	80			dB		
	SC1_IN or SC2_IN $\rightarrow 1^2$ S Output		80			dB	
	SC3_IN $\rightarrow$ I <sup>2</sup> S Output	80			dB		
	$I^2S$ Input $\rightarrow$ SCn_OUT <sup>1)</sup>		80			dB	
	between left and right channel within Main or AUX Output pair						unweighted 20 Hz16 kHz
	$I^2S$ Input $\rightarrow DACp^{(1)}$		75			dB	
	between SCART Input/Output pairs						(unweighted
	D = disturbing program O = observed program					20 Hz20 kHz same signal source on left and right disturbing chan-	
	D: MONO/SCn_IN $\rightarrow$ SCn_OUT O: MONO/SCn_IN $\rightarrow$ SCn_OUT <sup>1)</sup>	100			dB	nel, effect on each observed output channel	
	D: MONO/SCn_IN $\rightarrow$ SCn_OUT or unsel. O: MONO/SCn_IN $\rightarrow$ I <sup>2</sup> S Output		95			dB	
	D: MONO/SCn_IN $\rightarrow$ SCn_OUT O: I <sup>2</sup> S Input $\rightarrow$ SCn_OUT <sup>1)</sup>	100			dB		
	D: MONO/SCn_IN $\rightarrow$ unselected O: I <sup>2</sup> S Input $\rightarrow$ SC1_OUT <sup>1)</sup>	100			dB		
	Crosstalk between Main and AUX Output pairs $\rm I^2S~Input \rightarrow DACp^{1)}$		90			dB	(unweighted 20 Hz16 kHz) same signal source on left and right disturbing chan- nel, effect on each observed output channel
XTALK	Crosstalk from Main or AUX Output to So and vice versa	CART Output					(unweighted 20 Hz20 kHz)
	D = disturbing program O = observed program						same signal source on left and right disturbing chan- nel, effect on each
	D: MONO/SCn_IN/DSP $\rightarrow$ SCn_OUT O: I <sup>2</sup> S Input $\rightarrow$ DACp <sup>1)</sup>		80			dB	observed output channel SCART output load resis-
	D: MONO/SCn_IN/DSP $\rightarrow$ SCn_OUT O: I <sup>2</sup> S Input $\rightarrow$ DACp <sup>1)</sup>		85			dB	tance 10 k $\Omega$ SCART output load resis-
	D: I <sup>2</sup> S Input $\rightarrow$ DACp O: MONO/SCn_IN $\rightarrow$ SCn_OUT <sup>1)</sup>		95			dB	tance 30 k $\Omega$
	D: $I^2S$ Input $\rightarrow$ DACM O: $I^2S$ Input $\rightarrow$ SCn_OUT <sup>1)</sup>	D: $I^2S$ Input $\rightarrow$ DACM				dB	
1) "n" mean	s "1", "2", "3", or "4"; "s" means "L" or "R";	"p" means "	M" or "A"				

# 4.6.3.10. Sound Standard Dependent Characteristics

Symbol	Parameter	Pin Name	1	Limit Valu	ies	Unit	Test Conditions
			Min.	Тур.	Max.		
NICAM Chara	cteristics (MSP Standard Code = 8)						
dV <sub>NICAMOUT</sub>	Tolerance of Output Voltage of NICAM Baseband Signal	DACp_s SCn_OUT_s <sup>1</sup>	-1.5		+1.5	dB	2.12 kHz, Modulator input level = 0 dBref
S/N <sub>NICAM</sub>	S/N of NICAM Baseband Signal		72			dB	NICAM: -6 dB, 1 kHz, RMS unweighted 0 to 15 kHz, Vol = 9 dB NIC_Presc = 7F <sub>hex</sub> Output level 1 V <sub>RMS</sub> at DACp_s
THD <sub>NICAM</sub>	Total Harmonic Distortion + Noise of NICAM Baseband Signal				0.1	%	2.12 kHz, Modulator input level = 0 dBref
BER <sub>NICAM</sub>	NICAM: Bit Error Rate				1	10 <sup>-7</sup>	FM+NICAM, norm conditions
fR <sub>NICAM</sub>	NICAM Frequency Response , 2015000 Hz		-1.0		+1.0	dB	Modulator input level = -12 dB dBref; RMS
XTALK <sub>NICAM</sub>	NICAM Crosstalk Attenuation (Dual)		80			dB	
SEP <sub>NICAM</sub>	NICAM Channel Separation (Stereo)		80			dB	
FM Character	istics (MSP Standard Code = 3)						
dV <sub>FMOUT</sub>	Tolerance of Output Voltage of FM Demodulated Signal	DACp_s, SCn_OUT_s <sup>1</sup>	-1.5		+1.5	dB	1 FM-carrier, 50 μs, 1 kHz, 40 kHz deviation; RMS
S/N <sub>FM</sub>	S/N of FM Demodulated Signal		73			dB	1 FM-carrier 5.5 MHz, 50 μs, 1 kHz, 40 kHz deviation;
THD <sub>FM</sub>	Total Harmonic Distortion + Noise of FM Demodulated Signal				0.1	%	RMS, unweighted 0 to 15 kHz (for S/N); full input range, FM-Pres- cale = $46_{hex}$ , Vol = 0 dB → Output Level 1 V <sub>RMS</sub> at DACp_s
fR <sub>FM</sub>	FM Frequency Responses, 2015000 Hz		-1.0		+1.0	dB	1 FM-carrier 5.5 MHz, 50 μs, Modulator input level = -14.6 dBref; RMS
XTALK <sub>FM</sub>	FM Crosstalk Attenuation (Dual)		80			dB	2 FM-carriers 5.5/5.74 MHz, 50 $\mu s,$ 1 kHz, 40 kHz deviation; Bandpass 1 kHz
SEP <sub>FM</sub>	FM Channel Separation (Stereo)		50			dB	2 FM-carriers 5.5/5.74 MHz, 50 $\mu s,$ 1 kHz, 40 kHz deviation; RMS
AM Character	ristics (MSP Standard Code = 9)		·			•	
S/N <sub>AM(1)</sub>	S/N of AM Demodulated Signal measurement condition: RMS/Flat	DACp_s, SCn_OUT_s <sup>1</sup>	55			dB	SIF level: 0.1–0.8 V <sub>pp</sub> AM-carrier 54% at 6.5 MHz
S/N <sub>AM(2)</sub>	S/N of AM Demodulated Signal measurement condition: QP/CCIR		45			dB	Vol = 0 dB, FM/AM prescaler set for output = 0.5 V <sub>RMS</sub> at
THD <sub>AM</sub>	Total Harmonic Distortion + Noise of AM Demodulated Signal				0.6	%	<ul> <li>Loudspeaker out;</li> <li>Standard Code = 09<sub>hex</sub></li> <li>no video/chroma</li> </ul>
fR <sub>AM</sub>	AM Frequency Response 5012000 Hz		-2.5		+1.0	dB	- components

# MSP 34x0G

Symbol	Parameter	Pin Name	L	imit Valu	es	Unit	Test Conditions
			Min.	Тур.	Max.		
BTSC Charac	cteristics (MSP Standard Code = 20 <sub>h</sub>	<sub>ex</sub> , 21 <sub>hex</sub> )					
S/N <sub>BTSC</sub>	S/N of BTSC Stereo Signal S/N of BTSC-SAP Signal	DACp_s, SCn_OUT_s <sup>1)</sup>	68 57			dB dB	1 kHz L or R or SAP, 100% modulation, 75 $\mu s$ deemphasis, RMS unweighted 0 to 15 kHz
THD <sub>BTSC</sub>	THD+N of BTSC Stereo Signal THD+N of BTSC SAP Signal				0.1 0.5	% %	1 kHz L or R or SAP, 100% 75 μs EIM <sup>2)</sup> , DBX NR or MNR, RMS unweighted 0 to 15 kHz
fR <sub>DBX</sub>	Frequency Response of BTSC Ste- reo, 50 Hz12 kHz Frequency Response of BTSC- SAP, 50 Hz9 kHz		-1.0 -1.0		1.0 1.0	dB dB	L or R or SAP, 1%66% EIM <sup>2)</sup> , DBX NR
fR <sub>MNR</sub>	Frequency Response of BTSC Stereo, 50 Hz12 kHz		-2.0		2.0	dB	L or R 5%66% EIM <sup>2)</sup> , MNR
	Frequency Response of BTSC- SAP, 50 Hz9 kHz		-2.0		2.0	dB	SAP, white noise, 10% Modu- lation, MNR
XTALK <sub>BTSC</sub>	Stereo $\rightarrow$ SAP SAP $\rightarrow$ Stereo		76 80			dB dB	1 kHz L or R or SAP, 100% modulation, 75 μs deempha- sis, Bandpass 1 kHz
SEP <sub>DBX</sub>	Stereo Separation DBX NR 50 Hz10 kHz 50 Hz12 kHz		35 30			dB dB	L or R 1%66% EIM <sup>2)</sup> , DBX NR
SEP <sub>MNR</sub>	Stereo Separation MNR		30			dB	L = 300 Hz, R = 3.1 kHz 14% Modulation, MNR
FM <sub>pil</sub>	Pilot deviation threshold Stereo off $\rightarrow$ on Stereo on $\rightarrow$ off	ANA_IN1+, ANA_IN2+	3.2 1.2		3.5 1.5	kHz kHz	4.5 MHz carrier modulated with $f_h = 15.734$ kHz SIF level = 100 mV <sub>pp</sub> indication: STATUS Bit[6]
f <sub>Pilot</sub>	Pilot Frequency Range		15.563		15.843	kHz	standard BTSC stereo sig- nal, sound carrier only

"n" means "1" or "2"; "s" means "L" or "R"; "p" means "M" or "A"
 EIM refers to 75-μs Equivalent Input Modulation. It is defined as the audio-signal level which results in a stated percentage modulation, when the DBX encoding process is replaced by a 75-μs preemphasis network.

Symbol	Parameter	Pin Name	L	.imit Valu	es	Unit	Test Conditions
			Min.	Тур.	Max.		
	cteristics (MSP Standard Code = 20 <sub>h</sub> um IF input signal level of 70 mVpp		t any vid	eo/chrom	a signal o	compone	nts)
S/N <sub>BTSC</sub>	S/N of BTSC Stereo Signal S/N of BTSC-SAP Signal	DACp_s, SCn_OUT_s <sup>1</sup>	64 55			dB dB	1 kHz L or R or SAP, 100% modulation, 75 μs deempha- sis, RMS unweighted 0 to 15 kHz
THD <sub>BTSC</sub>	THD+N of BTSC Stereo Signal THD+N of BTSC SAP Signal				0.15 0.8	% %	1 kHz L or R or SAP, 100% 75 μs EIM <sup>2)</sup> , DBX NR or MNR, RMS unweighted 0 to 15 kHz
fR <sub>DBX</sub>	Frequency Response of BTSC Ste- reo, 50 Hz12 kHz		-1.0		1.0	dB	L or R or SAP, 1%66% EIM <sup>2)</sup> , DBX NR
	Frequency Response of BTSC- SAP, 50 Hz9 kHz		-1.0		1.0	dB	
fR <sub>MNR</sub>	Frequency Response of BTSC Stereo, 50 Hz12 kHz		-2.0		2.0	dB	L or R 5%66% EIM <sup>2)</sup> , MNR
	Frequency Response of BTSC- SAP, 50 Hz9 kHz		-2.0		2.0	dB	SAP, white noise, 10% Modu- lation, MNR
XTALK <sub>BTSC</sub>	$\begin{array}{l} \text{Stereo} \rightarrow \text{SAP} \\ \text{SAP} \rightarrow \text{Stereo} \end{array}$		75 75			dB dB	1 kHz L or R or SAP, 100% modulation, 75 μs deempha- sis, Bandpass 1 kHz
SEP <sub>DBX</sub>	Stereo Separation DBX NR 50 Hz10 kHz 50 Hz12 kHz		35 30			dB dB	L or R 1%66% EIM <sup>2)</sup> , DBX NR
SEP <sub>MNR</sub>	Stereo Separation MNR		30			dB	L = 300 Hz, R = 3.1 kHz 14% Modulation, MNR

"n" means "1" or "2"; "s" means "L" or "R"; "p" means "M" or "A"
 EIM refers to 75-μs Equivalent Input Modulation. It is defined as the audio-signal level which results in a stated percentage modulation, when the DBX encoding process is replaced by a 75-μs preemphasis network.

# MSP 34x0G

S/N <sub>EIAJ</sub> S	ristics (MSP Standard Code = 30 <sub>he</sub>						Test Conditions
S/N <sub>EIAJ</sub> S	ristics (MSP Standard Code = 30 <sub>he</sub>		Min.	Тур.	Max.		
		ex)					
	S/N of EIA-J Stereo Signal S/N of EIA-J Sub-Channel	DACp_s, SCn_OUT_s <sup>1)</sup>	60 60			dB dB	1 kHz L or R, 100% modulation, 75 μs deemphasis,
20.0	THD+N of EIA-J Stereo Signal THD+N of EIA-J Sub-Channel				0.2 0.3	% %	RMS unweighted 0 to 15 kHz
S F	Frequency Response of EIA-J Stereo, 50 Hz12 kHz Frequency Response of EIA-J Sub- Channel, 50 Hz12 kHz		-0.5 -1.0		1.0 1.0	dB dB	100% modulation, 75 μs deemphasis
EIAJ	Main → SUB Sub → MAIN		66 80			dB dB	1 kHz L or R, 100% modulation, 75 μs deemphasis, Bandpass 1 kHz
5	Stereo Separation 50 Hz5 kHz 50 Hz10 kHz		35 28			dB dB	EIA-J Stereo Signal, L or R 100% modulation
FM-Radio Chara	acteristics (MSP Standard Code =	40 <sub>hex</sub> )					
S/N <sub>UKW</sub> S	S/N of FM-Radio Stereo Signal	DACp_s, SCn OUT s <sup>1)</sup>	68			dB	1 kHz L or R, 100% modula-
THD <sub>UKW</sub> T	THD+N of FM-Radio Stereo Signal	SCh_OUT_s"			0.1	%	<ul> <li>tion, 75 μs deemphasis, RMS unweighted</li> <li>0 to 15 kHz</li> </ul>
F	Frequency Response of FM-Radio Stereo 50 Hz15 kHz		-1.0		+0.5	dB	L or R, 1%100% modula- tion, 75 µs deemphasis
SEP <sub>UKW</sub> S	Stereo Separation 50 Hz15 kHz		45			dB	
f <sub>Pilot</sub> P	Pilot Frequency Range	ANA_IN1+ ANA_IN2+	18.844		19.125	kHz	standard FM radio stereo signal

#### 5. Appendix A: Overview of TV-Sound Standards

#### 5.1. NICAM 728

# Table 5-1: Summary of NICAM 728 sound modulation parameters

Specification	1	B/G	L		D/K		
Carrier frequency of digital sound	6.552 MHz	5.85 MHz	5.85 MHz		5.85 MHz		
Transmission rate			728 kbit/s				
Type of modulation	Di	fferentially encoded	quadrature pha	ase shift keyin	g (DQPSK)		
Spectrum shaping Roll-off factor		by n	neans of Roll-o	off filters			
Roll-oll lactor	1.0	0.4	0.4		0.4		
Carrier frequency of analog sound component	6.0 MHz FM mono	5.5 MHz FM mono	6.5 MHz . terrestrial	AM mono cable	6.5 MHz FM mono		
Power ratio between vision carrier and analog sound carrier	10 dB	13 dB	10 dB	16 dB	13 dB		
Power ratio between analog and modulated	10 dB	7 dB	17 dB	11 dB	China/ Hungary	Poland	
digital sound carrier					12 dB	7 dB	

#### Table 5-2: Summary of NICAM 728 sound coding characteristics

Characteristics	Values
Audio sampling frequency	32 kHz
Number of channels	2
Initial resolution	14 bit/sample
Companding characteristics	near instantaneous, with compression to 10 bits/sample in 32-samples (1 ms) blocks
Coding for compressed samples	2's complement
Preemphasis	CCITT Recommendation J.17 (6.5 dB attenuation at 800 Hz)
Audio overload level	+12 dBm measured at the unity gain frequency of the preemphasis network (2 kHz)

#### 5.2. A2-Systems

# Table 5-3: Key parameters for A2 Systems of Standards B/G, D/K, and M

Characteristics	So	ound Carrier	FM1	So	ound Carrier	FM2	
TV-Sound Standard	B/G	D/K	М	B/G	D/K	М	
Carrier frequency in MHz	5.5	6.5	4.5	5.7421875	6.2578125 6.7421875 5.7421875	4.724212	
Vision/sound power difference		13 dB			20 dB		
Sound bandwidth			40 Hz to	o 15 kHz			
Preemphasis	50	μs	75 μs	50	μs	75 µs	
Frequency deviation (nom/max)	±27/±50 kHz		±17/±25 kHz	±27/±50 kHz		±15/±25 kHz	
Transmission Modes							
Mono transmission		mono		mono			
Stereo transmission	(L+I	R)/2	(L+R)/2	R		(L–R)/2	
Dual sound transmission		language A		language B			
Identification of Transmission Mode							
Pilot carrier frequency				54.68	75 kHz	55.0699 kHz	
Max. deviation portion				±2.5 kHz			
Type of modulation / modulation depth	AM / 50%						
Modulation frequency				stereo: 11	nmodulated 7.5 Hz 74.1 Hz	149.9 Hz 276.0 Hz	

I

#### 5.3. BTSC-Sound System

	Aural	ural BTSC-MPX-Components				
	Carrier	(L+R)	Pilot	(L–R)	SAP	Prof. Ch.
Carrier frequency (f <sub>hNTSC</sub> = 15.734 kHz) (f <sub>hPAL</sub> = 15.625 kHz)	4.5 MHz	Baseband	f <sub>h</sub>	2 f <sub>h</sub>	5 f <sub>h</sub>	6.5 f <sub>h</sub>
Sound bandwidth in kHz		0.05 - 15		0.05 - 15	0.05 - 10	0.05 - 3.4
Preemphasis		75 μs		DBX	DBX	150 μs
Max. deviation to Aural Carrier	73 kHz (total)	25 kHz <sup>1)</sup>	5 kHz	50 kHz <sup>1)</sup>	15 kHz	3 kHz
Max. Freq. Deviation of Subcarrier Modulation Type				AM	10 kHz FM	3 kHz FM
<sup>1)</sup> Sum does not exceed 50 kHz due to	nterleaving effe	ects				

# 5.4. Japanese FM Stereo System (EIA-J)

Table 5-5: Key parameters for Japanese FM-Stereo Sound System EIA-J

	Aural Carrier	E	EIA-J-MPX-Component	s
	FM	(L+R)	(L–R)	Identification
Carrier frequency (f <sub>h</sub> = 15.734 kHz)	4.5 MHz	Baseband	2 f <sub>h</sub>	3.5 f <sub>h</sub>
Sound bandwidth		0.05 - 15 kHz	0.05 - 15 kHz	-
Preemphasis		75 μs	75 μs	none
Max. deviation portion to Aural Carrier	47 kHz	25 kHz	20 kHz	2 kHz
Max. Freq. Deviation of Subcarrier Modulation Type			10 kHz FM	60% AM
Transmitter-sided delay		20 µs	0μs	0 μs
Mono transmission		L+R	_	unmodulated
Stereo transmission		L+R	L–R	982.5 Hz
Bilingual transmission		Language A	Language B	922.5 Hz

#### 5.5. FM Satellite Sound

Carrier Frequency	Maximum FM Deviation	Sound Mode	Bandwidth	Deemphasis
6.5 MHz	85 kHz	Mono	15 kHz	50 µs
7.02/7.20 MHz	50 kHz	Mono/Stereo/Bilingual	15 kHz	adaptive
7.38/7.56 MHz	50 kHz	Mono/Stereo/Bilingual	15 kHz	adaptive
7.74/7.92 MHz	50 kHz	Mono/Stereo/Bilingual	15 kHz	adaptive

#### 5.6. FM-Stereo Radio

Table 5–7: Key parameters for FM-S	Stereo Radio Systems

	Aural Carrier		FM-Radio-MP>	(-Components	
	Carrier	(L+R)	Pilot	(L–R)	RDS/ARI
Carrier frequency (f <sub>p</sub> = 19 kHz)	10.7 MHz	Baseband	f <sub>p</sub>	2 f <sub>p</sub>	З f <sub>p</sub>
Sound bandwidth in kHz		0.05 - 15		0.05 - 15	
Preemphasis: – USA – Europe		75 μs 50 μs		75 μs 50 μs	
Max. deviation to Aural Carrier	75 kHz (100%)	90%	10%	90%	5%

#### 6. Appendix B: Manual/Compatibility Mode

To adapt the modes of the STANDARD SELECT register to individual requirements and for reasons of **compatibility to the MSP 34x0D**, the MSP 34x0G offers an Manual/Compatibility Mode, which provides sophisticated programming of the MSP 34x0G.

Using the STANDARD SELECT register generally provides a more economic way to program the MSP 34x0G and will result in optimal behavior. **Therefore, it is not recommend to use the Manual/Compatibility mode.** In those cases, where the MSP 34x0D is to be substituted by the MSP 34x0G, the tips given in Section 6.9. on page 101 have to be obeyed by the controller software.

#### 6.1. Demodulator Write and Read Registers for Manual/Compatibility Mode

Demodulator Write Registers	Address (hex)	MSP- Version	Description	Reset Mode	Page
AUTO_FM/AM	00 21	3410, 3450	1. MODUS[0]=1 (Automatic Sound Select): Switching Level threshold of Automatic Switching between NICAM and FM/AM in case of bad NICAM reception	00 00	89
			<b>2. MODUS[0]=0 (Manual Mode):</b> Activation and configuration of Automatic Switching between NICAM and FM/AM in case of bad NICAM reception		
A2_Threshold	00 22	all	A2 Stereo Identification Threshold	01 90 <sub>hex</sub>	91
CM_Threshold	00 24	all	Carrier-Mute Threshold	00 2A <sub>hex</sub>	91
AD_CV	00 BB	all	SIF-input selection, configuration of AGC, and Carrier-Mute Function	00 00	92
MODE_REG	00 83	3410, 3450	Controlling of MSP-Demodulator and Interface options. As soon as this register is applied, the MSP 34x0G works in the <b>MSP 34x0D compatibility mode.</b>		93
			<b>Warning: In this mode, BTSC, EIA-J, and FM-Radio are disabled.</b> Only MSP 34x0D features are available; the use of MODUS and STATUS register is not allowed.		
			The MSP 34x0G is reset to the normal mode by first programming the MODUS register followed by transmitting a valid standard code to the STANDARD SELECTION register.		
FIR1 FIR2	00 01 00 05		FIR1-filter coefficients channel 1 ( $6 \cdot 8$ bit) FIR2-filter coefficients channel 2 ( $6 \cdot 8$ bit), + 3 $\cdot 8$ bit offset (total 72 bit)	00 00	95
DCO1_LO DCO1_HI	00 93 00 9B		Increment channel 1 Low Part Increment channel 1 High Part	00 00	95
DCO2_LO DCO2_HI	00 A3 00 AB		Increment channel 2 Low Part Increment channel 2 High Part		
PLL_CAPS	00 1F	1	Not of interest for the customer Switchable PLL capacitors to tune open-loop frequency	00 56	98

Table 6–1: Demodulator Write Registers; Subaddress: 10<sub>hex</sub>; these registers are not readable!

Demodulator Read Registers	Address (hex)	MSP- Version	Description	Page
C_AD_BITS	00 23	3410,	NICAM-Sync bit, NICAM-C-Bits, and three LSBs of additional data bits	97
ADD_BITS	00 38	3450	NICAM: bit [10:3] of additional data bits	97
CIB_BITS	00 3E		NICAM: CIB1 and CIB2 control bits	97
ERROR_RATE	00 57		NICAM error rate, updated with 182 ms	98
PLL_CAPS	02 1F		Not for customer use	98
AGC_GAIN	02 1E		Not for customer use	98

# Table 6–2: Demodulator Read Registers; Subaddress: 11<sub>hex</sub>; these registers are not writable!

#### 6.2. DSP Write and Read Registers for Manual/Compatibility Mode

# Table 6–3: DSP-Write Registers; Subaddress: $12_{hex}$ , all registers are readable as well

Write Register	Address (hex)	Bits	Operational Modes and Adjustable Range	Reset Mode	Page
Volume SCART1 channel: Ctrl. mode	00 07	[7:0]	[Linear mode / logarithmic mode]	00 <sub>hex</sub>	99
FM Fixed Deemphasis	00 0F	[15:8]	[50 μs, 75 μs, J17, OFF]	50 µs	99
FM Adaptive Deemphasis		[7:0]	[OFF, WP1]	OFF	99
Identification Mode	00 15	[7:0]	[B/G, M]	B/G	100
FM DC Notch	00 17	[7:0]	[ON, OFF]	ON	100
Volume SCART2 channel: Ctrl. mode	00 40	[7:0]	[Linear mode / logarithmic mode]	00 <sub>hex</sub>	99

#### Table 6-4: DSP Read Registers; Subaddress: 13<sub>hex</sub>, all registers are not writable


Additional Read Registers	Address (hex)	Bits	Output Range		Page
Stereo detection register for A2 Stereo Systems	00 18	[15:8]	[80 <sub>hex</sub> 7F <sub>hex</sub> ]	8 bit two's complement	100
DC level readout FM1/Ch2-L	00 1B	[15:0]	[8000 <sub>hex</sub> 7FFF <sub>hex</sub> ]	16 bit two's complement	100
DC level readout FM2/Ch1-R	00 1C	[15:0]	[8000 <sub>hex</sub> 7FFF <sub>hex</sub> ]	16 bit two's complement	100


#### 6.3. Manual/Compatibility Mode: Description of Demodulator Write Registers

#### 6.3.1. Automatic Switching between NICAM and Analog Sound

In case of bad NICAM reception or loss of the NICAM-carrier, the MSP 34x0G offers an Automatic Switching (fall back) to the analog sound (FM/AM-mono), without the necessity for the controller of reading and evaluating any parameters. If a proper NICAM signal returns, switching back to this source is performed automatically as well. The feature evaluates the NICAM ERROR\_RATE and switches, if necessary, all output channels which are assigned to the NICAM-source, to the analog source, and vice versa.

An appropriate hysteresis algorithm avoids oscillating effects (see Fig. 6–1). STATUS[9] and C\_AD\_BITS[11] (Address:  $0023_{hex}$ ) provide information about the actual NICAM-FM/AM-status.





#### 6.3.1.1. Function in Automatic Sound Select Mode

The Automatic Sound Select feature (MODUS[0]=1) includes the procedure mentioned above. By default, the internal ERROR\_RATE threshold is set to 700<sub>dec</sub>. i.e.:

- NICAM  $\rightarrow$  analog Sound if ERROR\_RATE > 700
- analog Sound  $\rightarrow$  NICAM if ERROR\_RATE < 700/2

The ERROR\_RATE value of 700 corresponds to a BER of approximately  $5.46*10^{-3}$  /s.

Individual configuration of the threshold can be done using Table 6–5. However, the internal setting used by the standard selection is recommended.

The optimum NICAM sound can be assigned to the MSP output channels by selecting one of the "Stereo or A/B", "Stereo or A", or "Stereo or B" source channels

#### 6.3.1.2. Function in Manual Mode

If the manual mode (MODUS[0]=0) is required, the activation and configuration of the Automatic Switching feature has to be done as described in Table 6–6. Note that the channel matrix of the corresponding output-channels must be set according to the NICAM-mode and need not to be changed in the FM/AM-fallback case.

#### Example:

Required threshold = 500: bits[10:1] = 00 1111 1010

Table 6–5: Coding of Automatic NICAM/Analog Sound Switching;	
Automatic Sound Select is on (MODUS[0] = 1)	

Mode	Description	AUTO_FM [11:0] Addr. = 00 21 <sub>hex</sub>	ERROR_RATE- Threshold/dec	Source Select: Input at NICAM Path <sup>1)</sup>			
1 Default	Automatic Switching with internal threshold	bit[11:0] = 0	700	NICAM or FM/AM, depending on			
2	Automatic Switching with external threshold (Customizing of Automatic Sound Select)	bit[11] = 0 bit[10:1] = 251000 = threshold/2 bit[0] = 1	set by customer; recommended range: 502000	ERROR_RATE			
3	Forced Analog Mono	bit[11] = 1 bit[10:1] = ignored bit[0] = 1		always FM/AM			
	<sup>1)</sup> The NICAM path may be assigned to "Stereo or A/B", "Stereo or A", or "Stereo or B" source channels (see Table 2–2 on page 12).						

# Table 6–6: Coding of Automatic NICAM/Analog Sound Switching; Automatic Sound Select is off (MODUS[0] = 0)

Mode	Description	AUTO_FM [11:0] Addr. = 00 21 <sub>hex</sub>	ERROR_RATE- Threshold/dec	Source Select: Input at NICAM Path
0 reset status	Forced NICAM (Automatic Switching disabled)	bit[11] = 0 bit[10:1] = 0 bit[0] = 0	none	always NICAM; Mute in case of no NICAM available
1	Automatic Switching with <b>internal</b> threshold (Default, if Automatic Sound Select is on)	bit[11] = 0 bit[10:1] = 0 bit[0] = 1	700	NICAM or FM/AM, depending on ERROR_RATE
2	Automatic Switching with external threshold (Customizing of Automatic Sound Select)	bit[11] = 0 bit[10:1] = 251000 = threshold/2 bit[0] = 1	set by customer; recommended range: 502000	
3	Forced Analog Mono (Automatic Switching disabled)	bit[11] = 1 bit[10:1] = 0 bit[0] = 1	none	always FM/AM

#### 6.3.2. A2 Threshold

The threshold between Stereo/Bilingual and Mono Identification for the A2 Standard has been made programmable according to the user's preferences. An internal hysteresis ensures robustness and stability

# Table 6–7: Write Register on I<sup>2</sup>C Subaddress 10<sub>hex</sub> : A2 Threshold

Register Address	Function	Name
THRESHOLDS		
00 22 <sub>hex</sub> (write)	A2 THRESHOLD Register	A2_THRESH
	Defines threshold of all A2 and EIA_J standards for Stereo and Bilingual detection	
	bit[15:0] 07F0 <sub>hex</sub> force Mono Identification	
	0190 <sub>hex</sub> default setting after reset	
	00A0 <sub>hex</sub> minimum Threshold for stable detection	
	recommended range : 00A0 <sub>hex</sub> 03C0 <sub>hex</sub>	

#### 6.3.3. Carrier-Mute Threshold

The Carrier-Mute threshold has been made programmable according to the user's preferences. An internal hysteresis ensures stable behavior.

Table 6-8: Write Register on I <sup>2</sup> C Subaddress 10 <sub>hex</sub> : Carrier-Mute Threshold	shold
-----------------------------------------------------------------------------------------------------	-------

Register Address	Function	Name
THRESHOLDS		
00 24 <sub>hex</sub> (write)	Carrier-Mute THRESHOLD Register         Defines threshold for the carrier mute feature         bit[15:0]       0000 <sub>hex</sub> Carrier-Mute always ON (both channels muted)            002A <sub>hex</sub> default setting after reset            07FF <sub>hex</sub> Carrier-Mute always OFF         (both channels forced on)         recommended range : 0014 <sub>hex</sub> 0050 <sub>hex</sub>	CM_THRESH

#### 6.3.4. Register AD\_CV

The use of this register is no longer recommended. Use it only in cases where compatibility to the MSP 34x0D is required. Using the STANDARD SELECTION register together with the MODUS register provides a more economic way to program the MSP 34x0G.

#### Table 6-9: AD\_CV Register; reset status: all bits are "0"

AD_CV (00 BB <sub>hex</sub> )			Automatic setting by STANDARD SELECT Register		
Bit	Function	Settings	2-8, 0A-60 <sub>hex</sub>	9	
[0]	not used	must be set to 0	0	0	
[1:6]	Reference level in case of Automatic Gain Control = on (see Table 6–10). Constant gain factor when Automatic Gain Control = off (see Table 6–11).		101000	100011	
[7]	Determination of Automatic Gain or Constant Gain	0 = constant gain 1 = automatic gain	1	1	
[8]	Selection of Sound IF source (identical to MODUS[8])	0 = ANA_IN1+ 1 = ANA_IN2+	х	Х	
[9]	MSP-Carrier-Mute Feature	0 = off: no mute 1 = on: mute as de- scribed in section 2.2.2.	1	0	
[10:15]	not used	must be set to 0	0	0	

**Note:** This register is initialized during STANDARD SELECTION and is automatically updated when Automatic Sound Select (MODUS[0]=1) is on.

#### Table 6–10: Reference Values for Active AGC (AD\_CV[7] = 1)

Application	Input Signal Contains	AD_CV [6:1] Ref. Value	AD_CV [6:1] in integer	Range of Input Signal at pin ANA_IN1+ and ANA_IN2+	
Terrestrial TV					
<ul> <li>FM Standards</li> </ul>	1 or 2 FM Carriers	101000	40	$0.10 - 3 V_{pp}^{1)}$	
– NICAM/FM	1 FM and 1 NICAM Carrier	101000	40	$0.10 - 3 V_{pp}^{1)}$	
– NICAM/AM	1 AM and 1 NICAM Carrier	100011	35	0.10 – 1.4 V <sub>pp</sub> (recommended: 0.10 – 0.8 V <sub>pp</sub> )	
<ul> <li>NICAM only</li> </ul>	1 NICAM Carrier only	010100	20	0.05 – 1.0 V <sub>pp</sub>	
SAT	1 or more FM Carriers	100011	35	0.10 – 3 V <sub>pp</sub> <sup>1)</sup>	
ADR	FM and ADR carriers	see DRP 3510A data sheet			

<sup>1)</sup> For signals above 1.4 V<sub>pp</sub>, the minimum gain of 3 dB is switched, and overflow of the A/D converter may result. Due to the robustness of the internal processing, the IC works up to and even more than 3 V<sub>pp</sub>, if norm conditions of FM/NICAM or FM1/FM2 ratio are supposed. In this overflow case, a loss of FM-S/N ratio of about 10 dB may appear.

Step	AD_CV [6:1] Constant Gain	Gain	Input Level at pin ANA_IN1+ and ANA_IN2+		
0	000000	3.00 dB	maximum input level: 3 $V_{pp}$ (FM) or 1 $V_{pp}$ (NICAM) <sup>1)</sup>		
1	000001	3.85 dB			
2	000010	4.70 dB			
3	000011	5.55 dB			
4	000100	6.40 dB			
5	000101	7.25 dB			
6	000110	8.10 dB			
7	000111	8.95 dB			
8	001000	9.80 dB			
9	001001	10.65 dB			
10	001010	11.50 dB			
11	001011	12.35 dB			
12	001100	13.20 dB			
13	001101	14.05 dB			
14	001110	14.90 dB			
15	001111	15.75 dB			
16	010000	16.60 dB			
17	010001	17.45 dB			
18	010010	18.30 dB			
19	010011	19.15 dB			
20	010100	20.00 dB	maximum input level: 0.14 V <sub>pp</sub>		
<ul> <li><sup>1)</sup> For signals above 1.4 V<sub>pp</sub>, the minimum gain of 3 dB is switched and overflow of the A/D converter may result. Due to the robustness of the internal processing, the IC works up to and even more than 3 V<sub>pp</sub>, if norm conditions of FM/NICAM or FM1/FM2 ratio are supposed. In this overflow case, a loss of FM-S/N ratio of about 10 dB may appear.</li> </ul>					

#### Table 6-11: AD\_CV parameters for Constant Input Gain (AD\_CV[7]=0)

#### 6.3.5. Register MODE\_REG

**Note:** The use of this register is no longer recommended. It should be used only in cases where software compatibility to the MSP 34x0D is required. Using the STANDARD SELECTION register together with the MODUS register provides a more economic way to program the MSP 34x0G.

As soon as this register is applied, the MSP 34x0G works in the **MSP 34x0D Manual/Compatibility Mode**. In this mode, **BTSC, EIA-J, and FM-Radio are disabled**. Only MSP 34x0D features are available; the use of MODUS and STATUS register is not allowed. The MSP 34x0G is reset to the normal mode by first programming the MODUS register, followed by transmitting a valid standard code to the STANDARD SELECTION register.

The register 'MODE\_REG' contains the control bits determining the operation mode of the MSP 34x0G in the MSP 34x0D Manual/Compatibility Mode; Table 6–12 explains all bit positions.

# Table 6-12: Control word 'MODE\_REG'; reset status: all bits are "0"

	MODE_REG 00 83 <sub>hex</sub>			Automatic setting by STANDARD SELECT Register		
Bit	Function	Comment	Definition	2 - 5	8, A, B	9
[0]	not used		0 : must be used	0	0	0
[1]	DCTR_TRI	Digital control out 0/1 tri-state	0 : active 1 : tri-state	x	x	x
[2]	I <sup>2</sup> S_TRI	I <sup>2</sup> S outputs tri-state (I2S_CL, I2S_WS, I2S_DA_OUT)	0 : active 1 : tri-state	x	Х	x
[3]	I <sup>2</sup> S Mode <sup>1)</sup>	Master/Slave mode of the I <sup>2</sup> S bus	0 : Master 1 : Slave	x	Х	Х
[4]	I <sup>2</sup> S_WS Mode	WS due to the Sony or Philips-Format	0 : Sony 1 : Philips	x	Х	X
[5]	Audio_CL_OUT	Switch Audio_Clock_Output to tri-state	0 : on 1 : tri-state	x	Х	x
[6]	NICAM <sup>1)</sup>	Mode of MSP-Ch1	0 : FM 1 : Nicam	0	1	1
[7]	not used		0 : must be used	0	0	0
[8]	FM AM	Mode of MSP-Ch2	0 : FM 1 : AM	0	0	1
[9]	HDEV	High Deviation Mode (channel matrix must be sound A)	0 : normal 1 : high deviation mode	0	0	0
[11:10]	not used		0 : must be used	0	0	0
[12]	MSP-Ch1 Gain	see also Table 6-14	0 : Gain = 6 dB 1 : Gain = 0 dB	0	0	0
[13]	FIR1-Filter Coeff. Set	see also Table 6-14	0 : use FIR1 1 : use FIR2	1	0	0
[14]	ADR	Mode of MSP Ch1/ ADR-Interface	0 : normal mode/tri-state 1 : ADR-mode/active	0	0	0
[15]	AM-Gain	Gain for AM Demodulation	0 : 0 dB (default. of MSPB) 1 :12 dB (recommended)	1	1	1
<sup>1)</sup> NICAN	A and I <sup>2</sup> S-Slave mo	de are not allowed simultane	ously	X: not at STAND	ffected by ARD SELECT	register

FIR1	00 01 <sub>hex</sub> (MSP-Ch1: NICAM/FM2)					
No.	Symbol Name	Bits	Value			
1	NICAM/FM2_Coeff. (5)	8				
2	NICAM/FM2_Coeff. (4)	8				
3	NICAM/FM2_Coeff. (3)	8	see Table 6–14			
4	NICAM/FM2_Coeff. (2)	8				
5	NICAM/FM2_Coeff. (1)	8				
6	NICAM/FM2_Coeff. (0)	8				
FIR2	R2 00 05 <sub>hex</sub> (MSP-Ch2: FM1/AM)					
No.	Symbol Name	Bits	Value			
1	IMREG1	8	04 <sub>hex</sub>			
2	IMREG1/IMREG2	8	40 <sub>hex</sub>			
3	IMREG2	8	00 <sub>hex</sub>			
4	FM/AM_Coef (5)	8				
5	FM/AM_Coef (4)	8				
6	FM/AM_Coef (3)	8	see Table 6–14			
7	FM/AM_Coef (2)	8				
8	FM/AM_Coef (1)	8				
9	FM/AM_Coef (0)	8				

 Table 6–13:
 Loading sequence for FIR-coefficients

#### 6.3.6. FIR-Parameter, Registers FIR1 and FIR2

**Note:** The use of this register is no longer recommended. It should be used only in cases where software compatibility to the MSP 34x0D is required. Using the STANDARD SELECTION register together with the MODUS register provides a more economic way to program the MSP 34x0G.

Data-shaping and/or FM/AM bandwidth limitation is performed by a pair of linear phase Finite Impulse Response filters (FIR-filter). The filter coefficients are programmable and are either configured automatically by the STANDARD SELECT register or written manually by the control processor via the control bus. Two not necessarily different sets of coefficients are required: one for MSP-Ch1 (NICAM or FM2) and one for MSP-Ch2 (FM1 = FM-mono). In Table 6–14 several coefficient sets are proposed. To load the FIR-filters, the following data values are to be transferred **8 bits at a time embedded LSB-bound in a 16-bit word**.

The loading sequences must be obeyed. To change a coefficient set, the complete block FIR1 or FIR2 must be transmitted.

**Note:** For compatibility with MSP 3410B, IMREG1 and IMREG2 have to be transmitted. The value for IMREG1 and IMREG2 is 004. Due to the partitioning to 8-bit units, the values 04<sub>hex</sub>, 40<sub>hex</sub>, and 00<sub>hex</sub> arise.

#### 6.3.7. DCO-Registers

**Note:** The use of this register is no longer recommended. It should be used only in cases where software-compatibility to the MSP 34x0D is required. Using the STANDARD SELECTION register together with the MODUS register provides a more economic way to program the MSP 34x0G.

When selecting a TV-sound standard by means of the STANDARD SELECT register, all frequency tuning is performed automatically.

If manual setting of the tuning frequency is required, a set of 24-bit registers determining the mixing frequencies of the quadrature mixers can be written manually into the IC. In Table 6–15, some examples of DCO registers are listed. It is necessary to divide them up into low part and high part. The formula for the calculation of the registers for any chosen IF frequency is as follows:

 $INCR_{dec} = int(f/fs \cdot 2^{24})$ 

with: int = integer function

- f = IF frequency in MHz
- $f_{S}$  = sampling frequency (18.432 MHz)

Conversion of INCR into hex-format and separation of the 12-bit low and high parts lead to the required register values (DCO1\_HI or \_LO for MSP-Ch1, DCO2\_HI or LO for MSP-Ch2).

			Terre	estrial T	V Stand	ards		FM - Satellite FIR filter corresponds to a band-pass with a band- width of B = 130 to 500 kHz				equency		
		, D/K- M-FM	I NICA		_	 M-AM	B/G-, D/K-, M-Dual FM	130 kHz	180 kHz	200 kHz	280 kHz	380 kHz	500 kHz	Auto- search
Coef(i)	FIR1	FIR2	FIR1	FIR2	FIR1	FIR2	FIR2	FIR2	FIR2	FIR2	FIR2	FIR2	FIR2	FIR2
0	-2	3	2	3	-2	-4	3	73	9	3	-8	-1	-1	-1
1	8	18	4	18	-8	-12	18	53	18	18	-8	-9	-1	-1
2	-10	27	-6	27	-10	-9	27	64	28	27	4	-16	-8	-8
3	10	48	-4	48	10	23	48	119	47	48	36	5	2	2
4	50	66	40	66	50	79	66	101	55	66	78	65	59	59
5	86	72	94	72	86	126	72	127	64	72	107	123	126	126
Mode- REG[12]	(	0	(	)	(	0	0	1	1	1	1	1	1	0
Mode- REG[13]		0	(	)	(	C	1	1	1	1	1	1	1	0

Table 6-14: 8-bit FIR-coefficients	(decimal integer) for MSP 34x0D	; reset status: all coefficients are "0"
------------------------------------	---------------------------------	------------------------------------------

Table 6–15: DCO registers for the MSP 34x0G; reset status: DCO\_HI/LO = "0000"

	DCO1_LO 00 93 <sub>hex</sub> , DCO1_HI 00 9B <sub>hex</sub> ; DCO2_LO 00 A3 <sub>hex</sub> , DCO2_HI 00 AB <sub>hex</sub>							
Freq. MHz	DCO_HI/hex	DCO_LO/hex	Freq. MHz	DCO_HI/hex	DCO_LO/hex			
4.5	03E8	000						
5.04 5.5 5.58 5.7421875	0460 04C6 04D8 04FC	0000 038E 0000 00AA	5.76 5.85 5.94	0500 0514 0528	0000 0000 0000			
6.0 6.2 6.5 6.552	0535 0561 05A4 05B0	0555 0C71 071C 0000	6.6 6.65 6.8	05BA 05C5 05E7	0AAA 0C71 01C7			
7.02	0618	0000	7.2	0640	0000			
7.38	0668	0000	7.56	0690	0000			

#### 6.4. Manual/Compatibility Mode: Description of Demodulator Read Registers

**Note:** The use of these register is no longer recommended. It should be used only in cases where software compatibility to the MSP 34x0D is required. Using the STANDARD SELECTION register together with the STATUS register provides a more economic way to program the MSP 34x0G and to retrieve information from the IC.

All registers except C\_AD\_BITs are 8 bits wide. They can be read out of the RAM of the MSP 34x0G if the MSP 34x0D Manual/Compatibility Mode is required.

All transmissions take place in 16-bit words. The valid 8-bit data are the 8 LSBs of the received data word.

If the Automatic Sound Select feature is not used, the NICAM or FM-identification parameters must be read and evaluated by the controller in order to enable appropriate switching of the channel select matrix of the baseband processing part. The FM-identification registers are described in section 6.6.1. To handle the NICAM-sound and to observe the NICAM-quality, at least the registers C\_AD\_BITS and ERROR\_RATE must be read and evaluated by the controller. Additional data bits and CIB bits, if supplied by the NICAM transmitter, can be obtained by reading the registers ADD\_BITS and CIB\_BITS.

#### 6.4.1. NICAM Mode Control/Additional Data Bits Register

NICAM operation mode control bits and A[2:0] of the additional data bits.

Format:

MSE	3		C_A	D_BIT		LSB			
11		7	6	5	4	3	2	1	0
Auto _FM		A[2]	A[1]	A[0]	C4	C3	C2	C1	S

**Important:** "S" = Bit[0] indicates correct NICAM-synchronization (S = 1). If S = 0, the MSP 3410/3450G has not yet synchronized correctly to frame and sequence, or has lost synchronization. The remaining read registers are therefore not valid. The MSP mutes the NICAM output automatically and tries to synchronize again as long as MODE\_REG[6] is set.

The operation mode is coded by C4-C1 as shown in Table 6–16.

 Table 6–16:
 NICAM operation modes as defined by

 the EBU NICAM 728 specification

C4	C3	C2	C1	Operation Mode		
0	0	0	0	Stereo sound (NICAMA/B), independent mono sound (FM1)		
0	0	0	1	Two independent mono signals (NICAMA, FM1)		
0	0	1	0	Three independent mono channels (NICAMA, NICAMB, FM1)		
0	0	1	1	Data transmission only; no audio		
1	0	0	0	Stereo sound (NICAMA/B), FM1 carries same channel		
1	0	0	1	One mono signal (NICAMA). FM1 carries same channel as NICAMA		
1	0	1	0	Two independent mono channels (NICAMA, NICAMB). FM1 carries same channel as NICAMA		
1	0	1	1	Data transmission only; no audio		
x	1	x	x	Unimplemented sound coding option (not yet defined by EBU NICAM 728 specification)		
0: N	AUTO_FM: monitor bit for the AUTO_FM Status: 0: NICAM source is NICAM 1: NICAM source is FM					

**Note:** It is no longer necessary to read out and evaluate the C\_AD\_BITS. All evaluation is performed in the MSP and indicated in the STATUS register.

#### 6.4.2. Additional Data Bits Register

Contains the remaining 8 of the 11 additional data bits. The additional data bits are not yet defined by the NICAM 728 system.

Format:

MSB ADD_BITS 00 38 <sub>hex</sub> LSI							
7	6	5	4	3	2	1	0
A[10]	A[9]	A[8]	A[7]	A[6]	A[5]	A[4]	A[3]

#### 6.4.3. CIB Bits Register

CIB bits 1 and 2 (see NICAM 728 specifications).

Format:

MSB CIB_BITS 00 3E <sub>hex</sub>							LSB
7	6	5	4	3	2	1	0
х	х	х	х	х	х	CIB1	CIB2

#### 6.4.4. NICAM Error Rate Register

ERROR_RATE	00 57 <sub>hex</sub>		
Error free	0000 <sub>hex</sub>		
maximum error rate	07FF <sub>hex</sub>		

Average error rate of the NICAM reception in a time interval of 182 ms, which should be close to 0. The initial and maximum value of ERROR\_RATE is 2047. This value is also active if the NICAM bit of MODE\_REG is not set. Since the value is achieved by filtering, a certain transition time (approx. 0.5 sec) is unavoidable. Acceptable audio may have error rates up to a value of 700 int. Individual evaluation of this value by the controller and an appropriate threshold may define the fallback mode from NICAM to FM/ AM-Mono in case of poor NICAM reception.

The bit error rate per second (BER) can be calculated by means of the following formula:

BER = ERROR\_RATE \*  $12.3 \times 10^{-6}$  /s

#### 6.4.5. PLL\_CAPS Readback Register

It is possible to read out the actual setting of the PLL\_CAPS. In standard applications, this register is not of interest for the customer.

PLL_CAPS	02 1F <sub>hex</sub> L
minimum frequency	1111 1111 FF <sub>hex</sub>
nominal frequency	0101 0110 56 <sub>hex</sub> RESET
maximum frequency	0000 0000 00 <sub>hex</sub>
PLL_CAPS	02 1F <sub>hex</sub> H
PLL open	xxxx xxx0
PLL closed	xxxx xxx1

#### 6.4.6. AGC\_GAIN Readback Register

It is possible to read out the actual setting of AGC\_GAIN in Automatic Gain Mode. In standard applications, this register is not of interest for the customer.

AGC_GAIN	02 1E <sub>hex</sub>
max. amplification (20 dB)	0001 0100 14 <sub>hex</sub>
min. amplification (3 dB)	0000 0000 00 <sub>hex</sub>

#### 6.4.7. Automatic Search Function for FM-Carrier Detection in Satellite Mode

The AM demodulation ability of the MSP 3410G and MSP 3450G offers the possibility to calculate the "field strength" of the momentarily selected FM carrier, which can be read out by the controller. In SAT receivers, this feature can be used to make automatic FM carrier search possible.

For this, the MSP has to be switched to AM-mode (MODE\_REG[8]), FM-Prescale must be set to  $7F_{hex} = +127_{dec}$ , and the FM DC notch (see section 6.5.7.) must be switched off. The sound-IF frequency range must now be "scanned" in the MSP-channel 2 by means of the programmable quadrature mixer with an appropriate incremental frequency (i.e. 10 kHz). After each incrementation, a field strength value is available at the quasi-peak detector output (quasi-peak detector source must be set to FM), which must be examined for relative maxima by the controller. This results in either continuing search or switching the MSP back to FM demodulation mode.

During the search process, the FIR2 must be loaded with the coefficient set "AUTOSEARCH", which enables small bandwidth, resulting in appropriate field strength characteristics. The absolute field strength value (can be read out of "quasi-peak detector output FM1") also gives information on whether a main FM carrier or a subcarrier was detected; and as a practical consequence, the FM bandwidth (FIR1/2) and the deemphasis (50  $\mu$ s or adaptive) can be switched accordingly.

Due to the fact that a constant demodulation frequency offset of a few kHz leads to a DC level in the demodulated signal, further fine tuning of the found carrier can be achieved by evaluating the "DC Level Readout FM1". Therefore, the FM DC Notch must be switched on, and the demodulator part must be switched back to FM-demodulation mode.

#### 6.5. Manual/Compatibility Mode: Description of DSP Write Registers

#### 6.5.1. Additional Channel Matrix Modes

Loudspeaker Matrix	00 08 <sub>hex</sub>	L
Headphone Matrix	00 09 <sub>hex</sub>	L
SCART1 Matrix	00 0A <sub>hex</sub>	L
SCART2 Matrix	00 41 <sub>hex</sub>	L
I <sup>2</sup> S Matrix	00 0B <sub>hex</sub>	L
Quasi-Peak Detector Matrix	00 0C <sub>hex</sub>	L
SUM/DIFF	0100 0000	40 <sub>hex</sub>
AB_XCHANGE	0101 0000	50 <sub>hex</sub>
PHASE_CHANGE_B	0110 0000	60 <sub>hex</sub>
PHASE_CHANGE_A	0111 0000	70 <sub>hex</sub>
A_ONLY	1000 0000	80 <sub>hex</sub>
B_ONLY	1001 0000	90 <sub>hex</sub>

This table shows additional modes for the channel matrix registers.

The sum/difference mode can be used together with the quasi-peak detector to determine the sound material mode. If the difference signal on channel B (right) is near to zero, and the sum signal on channel A (left) is high, the incoming audio signal is mono. If there is a significant level on the difference signal, the incoming audio is stereo.

#### 6.5.2. Volume Modes of SCART1/2 Outputs

Volume Mode SCART1	00 07 <sub>hex</sub>	[3:0]
Volume Mode SCART2	00 40 <sub>hex</sub>	[3:0]
linear	0000 RESET	0 <sub>hex</sub>
logarithmic	0001	1 <sub>hex</sub>

Linear Mode			
Volume SCART1	00 07 <sub>hex</sub>	н	
Volume SCART2	00 40 <sub>hex</sub>	н	
OFF	0000 0000 RESET	00 <sub>hex</sub>	
0 dB gain (digital full scale (FS) to 2 V <sub>RMS</sub> output)	0100 0000	40 <sub>hex</sub>	
+6 dB gain (–6 dBFS to 2 V <sub>RMS</sub> output)	0111 1111	7F <sub>hex</sub>	

**Note:** SCART Volume linear mode will not be supported in the future (documented for compatibility reasons only).

#### 6.5.3. FM Fixed Deemphasis

FM Deemphasis	00 0F <sub>hex</sub>	н
50 μs	0000 0000 RESET	00 <sub>hex</sub>
75 μs	0000 0001	01 <sub>hex</sub>
J17	0000 0100	04 <sub>hex</sub>
OFF	0011 1111	3F <sub>hex</sub>

Note: This register is initialized during STANDARD SELECTION and is automatically updated when Auto-matic Sound Select (MODUS[0]=1) is on.

#### 6.5.4. FM Adaptive Deemphasis

FM Adaptive Deemphasis WP1	00 0F <sub>hex</sub>	L
OFF	0000 0000 RESET	00 <sub>hex</sub>
WP1	0011 1111	3F <sub>hex</sub>

**Note:** This register is initialized during STANDARD SELECTION and is automatically updated when Auto-matic Sound Select (MODUS[0]=1) is on.

#### 6.5.5. NICAM Deemphasis

A J17 Deemphasis is always applied to the NICAM signal. It is not switchable.

#### 6.5.6. Identification Mode for A2 Stereo Systems

Identification Mode	00 15 <sub>hex</sub>	L
Standard B/G (German Stereo)	0000 0000 RESET	00 <sub>hex</sub>
Standard M (Korean Stereo)	0000 0001	01 <sub>hex</sub>
Reset of Ident-Filter	0011 1111	3F <sub>hex</sub>

To shorten the response time of the identification algorithm after a program change between two FM-Stereo capable programs, the reset of the ident-filter can be applied.

Sequence:

- 1. Program change
- 2. Reset ident-filter
- 3. Set identification mode back to standard B/G or M
- 4. Wait approx. 500 ms
- 5. Read stereo detection register
- Note: This register is initialized during STANDARD SELECTION and is automatically updated when Auto-matic Sound Select (MODUS[0]=1) is on.

#### 6.5.7. FM DC Notch

The DC compensation filter (FM DC Notch) for FM input can be switched off. This is used to speed up the automatic search function (see Section 6.4.7.). In normal FM-mode, the FM DC Notch should be switched on.

FM DC Notch	00 17 <sub>hex</sub>	L
ON	0000 0000 Reset	00 <sub>hex</sub>
OFF	0011 1111	3F <sub>hex</sub>

#### 6.6. Manual/Compatibility Mode: Description of DSP Read Registers

All readable registers are 16-bit wide. Transmissions via I<sup>2</sup>C bus have to take place in 16-bit words. Some of the defined 16-bit words are divided into low and high byte, thus holding two different control entities.

These registers are not writable.

#### 6.6.1. Stereo Detection Register for A2 Stereo Systems

Stereo Detection Register	00 18 <sub>hex</sub> H
Stereo Mode	Reading (two's complement)
MONO	near zero
STEREO	positive value (ideal reception: 7F <sub>hex</sub> )
BILINGUAL	negative value (ideal reception: 80 <sub>hex)</sub>

**Note:** It is no longer necessary to read out and evaluate the A2 identification level. All evaluation is performed in the MSP and indicated in the STA-TUS register.

#### 6.6.2. DC Level Register

DC Level Readout FM1 (MSP-Ch2)	00 1B <sub>hex</sub> H+L	
DC Level Readout FM2 (MSP-Ch1)	00 1C <sub>hex</sub> H+L	
DC Level	[8000 <sub>hex</sub> 7FFF <sub>hex</sub> ] values are 16 bit two's complement	

The DC level register measures the DC component of the incoming FM signals (FM1 and FM2). This can be used for seek functions in satellite receivers and for IF FM frequencies fine tuning. A too low demodulation frequency (DCO) results in a positive DC-level and vice versa. For further processing, the DC content of the demodulated FM signals is suppressed. The time constant  $\tau$ , defining the transition time of the DC Level Register, is approximately 28 ms.

#### 6.7. Demodulator Source Channels in Manual Mode

#### 6.7.1. Terrestric Sound Standards

Table 6–17 shows the source channel assignment of the demodulated signals in case of manual mode for all terrestric sound standards. See Table 2–2 for the assignment in the Automatic Sound Select mode. In manual mode for terrestric sound standards, only two demodulator sources are defined.

#### 6.7.2. SAT Sound Standards

Table 6–18 shows the source channel assignment of the demodulated signals for SAT sound standards.

#### 6.8. Exclusions of Audio Baseband Features

In general, all functions can be switched independently. Two exceptions exist:

- 1. NICAM cannot be processed simultaneously with the FM2 channel.
- 2. FM adaptive deemphasis cannot be processed simultaneously with FM-identification.

#### 6.9. Compatibility Restrictions to MSP 34x0D

The MSP 34x0G is fully hardware compatible to the MSP 34x0D. However, to substitute a MSP 34x0D by the corresponding MSP 34x0G, the controller software has to be adapted slightly:

- 1. The register FM-Matrix (00 0E<sub>hex</sub> low part) must be changed from "no matrix (00<sub>hex</sub>)" to "sound A mono (03<sub>hex</sub>)" during mono transmission of all TV-sound standards (see also Table 6–17).
- 2. With the MSP 34x0G, the STANDARD SELECTION initializes the FM-deemphasis, which is not the case for the MSP 34x0D. So, if STANDARD SELECTION is applied, this I<sup>2</sup>C instruction can be omitted.

#### Table 6–17: Manual Sound Select Mode for Terrestric Sound Standards

				Source Channels of Sound Select Block		
Broadcasted Sound Standard	Selected MSP Standard Code	Broadcasted Sound Mode	FM Matrix	<b>FM/AM</b> (use 0 for channel select)	Stereo or A/B (use 1 for channel select)	
B/G-FM	03	MONO	Sound A Mono	Mono	Mono	
D/K-FM M-Korea M-Japan	04, 05 02 30	STEREO	German Stereo Korean Stereo	Stereo	Stereo	
		BILINGUAL, Languages A and B	No Matrix	Left = A Right = B	Left = A Right = B	
B/G-NICAM 08 L-NICAM 09 I-NICAM 0A D/K-NICAM 0B	09	NICAM not available or NICAM error rate too high	Sound A Mono <sup>1)</sup>	analog Mono	no sound with AUTO_FM: analog Mono	
D/K-NICAM (with high	OC, OD	MONO	Sound A Mono <sup>1)</sup>	analog Mono	NICAM Mono	
deviation FM)		STEREO	Sound A Mono <sup>1)</sup>	analog Mono	NICAM Stereo	
		BILINGUAL, Languages A and B	Sound A Mono <sup>1)</sup>	analog Mono	Left = NICAM A Right = NICAM B	
	20	MONO	Sound A Mono	Mono	Mono	
		STEREO	Korean Stereo	Stereo	Stereo	
		MONO + SAP	Sound A Mono	Mono	Mono	
BTSC		STEREO + SAP	Korean Stereo	Stereo	Stereo	
BIGO	21	MONO	Sound A Mono	Mono	Mono	
		STEREO		Mono	MONO	
		MONO + SAP	No Matrix	Left = Mono	Left = Mono Right = SAP	
		STEREO + SAP		Right = SAP		
FM-Radio	40	MONO	Sound A Mono	Mono	Mono	
	+0	STEREO	Korean Stereo	Stereo	Stereo	
1) Automatic ref	resh to Sound A M	lono, do not write any o	ther value to the reg	ister FM Matrix!		

#### Table 6-18: Manual Sound Select Modes for SAT-Standards

				Source Channels of Sound Select Block for SAT-Modes		
Broadcasted Sound Standard	Selected MSP Standard Code	Broadcasted Sound Mode	FM Matrix	FM/AM (source select: 0)	Stereo or A/B (source select: 1)	Stereo or A (source select: 3)
	6, 50 <sub>hex</sub>	MONO	Sound A Mono	Mono	Mono	Mono
FM SAT	51 <sub>hex</sub>	STEREO	No Matrix	Stereo	Stereo	Stereo
		BILINGUAL	No Matrix	Left = A (FM1) Right = B (FM2)	Left = A (FM1) Right = B (FM2)	A (FM1)

#### 7. Appendix C: Application Information

# 7.1. Phase Relationship of Analog Outputs

The analog output signals: Loudspeaker, headphone, and SCART2 all have the same phases. The user does not need to correct output phases when using these analog outputs directly. The SCART1 output has opposite phase.

Using the  $I^2$ S-outputs for other DSPs or D/A converters, care must be taken to adjust for the correct phase. If the attached coprocessor is one of the MSP family, the following schematics help to determine the phase relationship.





Fig. 7-1: Phase diagram of the MSP 34x0G

#### 7.2. Application Circuit



#### 8. Appendix D: MSP 34x0G Version History

#### MSP 34x0G-B8

- fine-tuning of A2-identification and carrier mute
- EIA-J identification: faster transition time stereo/ bilingual to mono
- J17 FM-deemphasis implemented
- input specification for RESETQ and TESTEN changed
- MB implemented

#### MSP 34x0G-B8V3

- The Automatic Sound Select (ASS) malfunction has been corrected. In the previous version, under certain circumstances and depending on the baseband features used, e.g.: Micronas BASS, Virtual Surround Sound, Equalizer... etc., the Automatic Sound Select Feature (ASS) did not work correctly.
- Pseudo Stereo Effect (PSE) malfunction has been corrected

#### MSP 34x0G-C12

- FM-Radio available in non-BTSC versions with activation key MSP 3400G/3410G
- implementation of SRS WOW
- implementation of BBE
- implementation of Micronas VOICE
- correction of default Scart-Switch configuration during power-up

#### 9. Data Sheet History

- Preliminary data sheet: "MSP 34x0G Multistandard Sound Processor Family", March 5, 2001, 6251-476-4PD. Fourth release of the preliminary data sheet. Major changes:
- specification for version B8 added (see Appendix D: Version History)
- MSP 3460 added, MSP 3430 removed
- description for MDB added
- specification for MNR added
- I<sup>2</sup>C-bus description changed
- ACB register: documentation for bit allocation D\_CTR\_I/O changed
- 2. Data Sheet: "MSP 34x0G Multistandard Sound Processor Family", May 27, 2003, 6251-476-1DS. First release of the data sheet.Major changes:
- specification for version C12 added
- implementation of SRS WOW
- implementation of BBE
- implementation of Micronas VOICE
- Section 4.1.: diagrams for all packages changed
- PLQFP64 changed to PMQFP64-2
- Micronas Dynamic Bass (MDB) changed to Micronas BASS (MB)

Micronas GmbH Hans-Bunte-Strasse 19 D-79108 Freiburg (Germany) P.O. Box 840 D-79008 Freiburg (Germany) Tel. +49-761-517-0 Fax +49-761-517-2174 E-mail: <u>docservice@micronas.com</u> Internet: <u>www.micronas.com</u>

Printed in Germany Order No. 6251-476-1DS All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Any new issue of this data sheet invalidates previous issues. Product availability and delivery are exclusively subject to our respective order confirmation form; the same applies to orders based on development samples delivered. By this publication, Micronas GmbH does not assume responsibility for patent infringements or other rights of third parties which may result from its use.

Further, Micronas GmbH reserves the right to revise this publication and to make changes to its content, at any time, without obligation to notify any person or entity of such revisions or changes.

No part of this publication may be reproduced, photocopied, stored on a retrieval system, or transmitted without the express written consent of Micronas GmbH.